




, ,		_
r		
<u> </u>		_
· · · · · · · · · · · · · · · · · · ·		
	A.	_
•	·	_
<u>. </u>		
		
		_
<u></u>		_
		_
		_
To come		
f a e ===	·	
, Mar. ,		_
		_
· 1 —		
	·	1
		_
•		
		_
•		
		_
Take the second		_
		_
·		
<u> </u>	R	_
		_
t.		
·		
		_
		_
20 m . The control of		
		_
		_
		_
_5		
		_
<u> </u>		
		_
C		=
		=
		_
		_
		=
· •-		=
		<u> </u>
		<u> </u>
	,	
	· · · · · · · · · · · · · · · · · · ·	


471. L

Economics of DRAM Production

- High fixed costs
- Volatility / cyclicality
- Intense price competition
- Maximize capacity utilization / yield Intense cost cutting

Total Cost and Fixed Cost





Economic Fa

- Open, consensOpen availabili
- Royalties
- Manufacturing

Implementation

Evolutionary / r

JEDEC: IP Disclosure


- Preference to avoid patents
- Early disclosure / good faith
- Disclosure applies to patents / patent applications relevant to JEDEC standards / work
- RAND: mandatory for JEDEC; voluntary for members
- Valid technical justification

Latency

Fixed CAS late

- Presented at JNEC PresentaCost impact
- "A fixed DRAM feature to the I point of view, the every function and burst length and burst length Macri Trial Tes





Latency Technology Market

- Programmable in read command
- Not presented at JEDEC
- Mitsubishi Presentation at 42.3 Committee Meeti (12/91) (Programming Burst Length)
- Cost impact
- "The advantage would be that you would eliminal Jacob Trial Testimony at 5391-92 so it would make the part potentially smaller and register and the circuitry required to decode spectommands and put that information into the mode

Latenc

- Set by fuses
- Presented atCray PresenCost impact
- It would be eliminate the design and to fuse, you wo instead of haw would be a constitution of the fustimony a

Burst Leng

- Fixed burst lengt
- Presented at JE

 NEC Presentation

 Cost impact
- "A fixed DRAM in feature to the Displaying point of view, the every function in and burst length."

Burst Length Technology Market

- Programmable by pin strapping
- Not presented at JEDEC
- Micron Presentation at Special 42.3 Committee Meeting (7/00) (Programming CAS latency)
- Cost impact
- "The cost associated with each of those was relatively similar standpoint, that was a large factor in our decision." Kellogg in the large scheme of things, so I would say from a cost Trial Testimony at 5132

Burst Length Technology N

- Programmable in read command
- Presented at JEDEC
- Mitsubishi Presentation at 42.3 Committee N (12/91)
- Cost impact
- "Well, again, you would get rid of the mode therefore the circuitry required to initialize it, cheaper to manufacture." Jacob Trial Testim make the part simpler to design and test an∯

Burst interr ■ In SDRAN proposed ■ Cost impa
■ "I mean, burst inte
DRAM de
words, th Burst

Data Acceleration Technology

- Double the clock frequency
- Presented at JEDEC
- VLSI Presentation at 42.3 Committe
- Cost impact
- well, a faster single edge clock has benefits in that we don't have to pay called duty cycle. Duty cycle -- you pulse that is high and a pulse that is is the length of the high pulse versus pulse, and managing that is very difficonditions. It sounds simple; very cyclocking doesn't have that issue at a benefit to single edge clocking." Mac 4779-4780

Clock Synch

- Put the DLL on the
- Presented at JEDE■ Samsung Presenta
- Cost impact
- the power consumptive size of the DRA cost of the DRAM. DRAM because you that would be part of because it would not take less time. And uncertainty than singlets itself, so you could than just using an cat 5446-5447

Clock Synch Technology Market

- PLL/DLL on module
- PLL on DIMM in registered DIMMs and in Kentron **QBM DIMM**
- Cost impact
- "You eliminate the on-chip DLL from the DRAM, thereby 5450 would be trading one for the other." Jacob Trial Testimony at onto a special DLL chip that goes onto the module, so you the design time. ... [Y]ou then move that design complexity reducing its power consumption, reducing its cost, reducing

Clock Synch Te

Vernier

- Presented at JEDEC
- Synclink Presentation at
- Cost impact
- "It's simpler to design that potentially more skew the achieve higher data rate Jacob Trial Testimony a

Clock Synch

- No DLL at all
- Presented at JEDE
- SGI Presentation at
- Cost impact
- "Q. Now, what, if a a DQS data strobe of chip DLLs?
- A. Well, you would your design simple design would be sn forth."
- Jacob Trial Testimo

Alterr lengtl Often Often Cost exits the tope per Te



Reasons Why Conduc

Distorted JEDEC's concealing (or mis information

Entailed a conscident enforceability of p

technologies

Excluded alternat

If Rambus Had I No R

- Rambus documents st business model
- Rambus wanted flexibilityrates
- Rambus wanted RDR
- Not issuing RAND lette
- Without RAND letter, **J** standard

Exclusion Rambus's Cc

By not disclosing IP ex incurred risk of having I

Implication is that Raml benefits from non-disclo

Like predatory pricing, tabsent expected beneficompetition

