

**Complaint Counsel's**

**EXHIBIT B**

<b>Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal</b>	<b>Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question</b>
<p>(Soderman, Tr. 9347:8-9348:11);</p> <p>(d) it would interfere with a manufacturer's ability to speed grade parts (Soderman, Tr, 9348:12-9349:15);</p> <p>(e) it would add expense due to decreased die yield (Geilhufe, Tr. 9577:1-9578:9)</p>	<p>23 produce?</p> <p>24 A. Yes, our test times would be reduced for</p> <p>25 similar reasons. We would not have to test against</p> <p>page 6627</p> <p>1 different burst lengths and CAS latencies and repeat</p> <p>2 the entire test for them.</p> <p>3 Q. Based on your understanding at that time, what,</p> <p>4 if any, were the disadvantages of SDRAM-Lite?</p> <p>5 A. I don't think there were any fundamental</p> <p>6 disadvantages other than at that time there was still</p> <p>7 some discussion as to which was the best burst length</p> <p>8 and which was the best CAS latency.</p> <p>Trial vol 33 (Lee)</p> <p>page 6633</p> <p>14 Q. Now, based on your assessment at that time, was</p> <p>15 use of a fixed CAS latency acceptable from a</p> <p>technical</p> <p>16 point of view?</p> <p>17 A. Yes.</p> <p>18 Q. Again, based on your assessment at that time,</p> <p>19 was use of fixed CAS latency acceptable from a cost</p> <p>20 perspective?</p> <p>21 A. Yes.</p> <p>22 Q. Based on your assessment at that time, was use</p> <p>23 of fixed burst length acceptable from a technical</p> <p>point</p> <p>24 of view?</p> <p>25 A. Yes.</p> <p>page 6634</p> <p>1 Q. And based on your assessment at the time, was</p> <p>2 use of fixed burst length acceptable from a cost</p> <p>3 perspective?</p> <p>4 A. Yes.</p> <p>Trial vol 33 (Lee)</p> <p>page 6781</p> <p>21 Q. And then if I could ask you to look at the</p> <p>22 fourth bullet point, it reads, "Vendor testing at</p> <p>23 multiple latencies for a given operating frequency</p> <p>adds</p>

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>24 unnecessary cost."</p> <p>25 Again, could you please explain your page 6782</p> <p>1 understanding as of the March 2000 time frame of what</p> <p>2 was conveyed by that bullet point?</p> <p>3 A. Sure. What he was conveying was that as a 4 manufacturer, we had to test all combinations of 5 frequency and latency, a similar concern we had all the</p> <p>6 way back to the SDRAM-Lite days, and I testified to 7 that earlier. So, he was saying this adds costs for us 8 to test this if it's not being used and that, 9 therefore, it would be unnecessary.</p> <p>10 Q. If I could ask you to turn to the next page, 11 page 4, again with a caption Avoiding Programmable 12 Latency in SDR/DDR SDRAMs, and the top bullet point</p> <p>13 reads, "One approach: offer devices with a fixed read</p> <p>14 latency."</p> <p>15 Do you see that?</p> <p>16 A. Yes.</p> <p>17 Q. Can you please explain your understanding at 18 the time of what was being proposed here?</p> <p>19 A. Yes. What was being proposed was that there 20 would be one latency but not be programmable.</p> <p>21 Q. So, in other words, that would be a fixed 22 latency?</p> <p>23 A. Correct.</p> <p>24 Q. If I could ask you to turn, please, to page 6 25 of CX-2758. Again, under the caption Avoiding page 6783</p> <p>1 Programmable Latency in SDR/DDR SDRAMs, the first</p> <p>2 bullet point on page 6 reads, "Another approach: offer</p> <p>3 devices with programmable operating frequency; each</p> <p>4 operating frequency range has a fixed read latency 5 associated with it."</p>

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>6 Can you please explain your understanding at  7 the time of what was meant by that paragraph?  8 A. Yes. My understanding was that the proposal  9 was to have a programmable frequency instead of a  10 programmable latency, and for a given operating  11 frequency it would -- it would have a latency  12 associated with it.</p>

3. use of fixed burst length parts is difficult and costly because
  - (a)

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
<p>separate parts (Geilhufe, Tr. 9601:7-16)</p>	
<p>5. use of fixed CAS latency would not permit the mode register to be removed from the DRAM (Geilhufe, Tr. 9736:24-9737:19)</p>	<p>Trial vol 33 (Lee) page 6637 23 Q. Based on your understanding at the time that 24 you were reviewing and discussing this document in late 25 1995, did you understand that page 9 of CX-260 page 6638 1 explicitly explained how CAS latency would be 2 determined in a future SDRAM standard? 3 A. Yes. 4 Q. And what was your understanding of how page 9 5 proposed to determine the CAS latency of the future 6 SDRAM standard? 7 A. The last sentence of the paragraph discusses 8 the mode register, so it would be programmable through 9 the mode register just like the SDRAM device, and 10 specifically called out that there were fields 11 available for that.</p> <p>Trial vol 33 (Lee) page 6640 21 Q. If I could ask you, please, to turn to page 7 22 of JX-40, and I'd like to direct your attention to the 23 paragraph appearing underneath heading 8.1 towards the 24 bottom of page 7. It's the paragraph that carries over 25 to the top of page 8. The caption reads, page 6641 1 "JC-42.3-97-62B, DDR Mode Register Modification Item 2 815.02C." 3 Do you see that paragraph? 4 A. Yes. 5 Q. Is this one of the paragraphs that you reviewed</p>



Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>page 6788</p> <p>1 multipin case, instead of using the mode register, the</p> <p>2 DC level of a pin coming into the device could be</p> <p>used</p> <p>3 to detect which latency to operate at, and also in one</p> <p>4 form of the proposal, whether to use posted or normal</p> <p>5 CAS operation.</p>
<p>6. (a) electrically blown fuses and anti-fuses are not reliable (Soderman, Tr. 9356:18-9357:2);</p> <p>(b) based on a survey of "maybe 50" out of "hundreds" of data sheets, only about 2 out of 50 SDRAMs appear to incorporate electrically blown fuses (Soderman, Tr. 9357:3-9358:1);</p> <p>(c) anti-fuse technology is not generally available in DRAMs (Geilhufe, Tr. 9582:20-9583:19; Tr. 9732:11-9734:21);</p> <p>(d) the use of laser blown fuses would lead to reduced yield due to speed distribution (Geilhufe, Tr. 9585:21-9586:9)</p>	<p>Trial vol 2 (Rhoden)</p> <p>page 427</p> <p>14 Q. If I could direct your attention to the next</p> <p>15 page, the bottom of page 71, and the last line of that</p> <p>16 slide reads, "Fuse option for serial and interleaved</p> <p>17 wrap mode."</p> <p>18 Do you see that?</p> <p>19 A. Yes, at the bottom of the page, I see.</p> <p>20 Q. What was Samsung proposing with respect to</p> <p>the</p> <p>21 fuse option for serial and interleaved wrap mode?</p> <p>22 A. Samsung was proposing using a fuse option to</p> <p>23 actually select between the type of burst mode,</p> <p>whether</p> <p>24 it was interleaved burst mode or whether it was</p> <p>25 sequential burst mode, and it's not important, but</p> <p>page 428</p> <p>1 the -- which one is which, just that they were two</p> <p>2 different modes of operation of the device, and they</p> <p>3 were proposing for selecting between those two</p> <p>4 different burst options. They were proposing using a</p> <p>5 fuse to do that.</p> <p>6 Q. How would a manufacturer use a fuse to select</p> <p>7 between those options?</p> <p>8 A. Well, a fuse is a pretty common --</p> <p>9 MR. DETRE: Objection, Your Honor. We have</p> <p>had</p> <p>10 no foundation that the witness is expert in any kind</p> <p>of</p> <p>11 manufacturing. It's not clear to me whether he's still</p> <p>12 recalling now or --</p> <p>13 JUDGE McGUIRE: Overruled. I'll entertain</p>

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

**Pages In Trial Testimony By Mr. Lee And Other Fact  
Witnesses Where They Testified On The General  
Topics In Question**

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

<b>Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal</b>	<b>Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question</b>
	<p>19 electrical fuses blown at test or we could use a fuse  20 that was, say, a laser fuse, something that was broken  21 by some other means. The fuse would establish the  22 operating mode either at the very end of the  23 manufacturing process or during the test process.  24 Q. Would it be fair to say then that two or more  25 burst lengths would be designed into the part?  page 5131  1 A. Yes, it would.  2 Q. And then how would the ultimate burst length  3 then be determined?  4 A. We would set an operating mode via the fuses  5 and that operating mode would be fixed.  6 Q. In other words, by blowing one or more fuses,  7 that would determine which of the designs you would  8 actually use in the feature?  9 A. That is correct.</p> <p>Trial vol 25 (in camera) (Macri)  page 4763</p>

<b>Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal</b>	<b>Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question</b>

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question

7. (a) based on the number of bits provided for in the JEDEC standard as adopted (and not on industry usage or practice), setting CAS

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>1 multipin case, instead of using the mode register, the</p> <p>2 DC level of a pin coming into the device could be used</p> <p>3 to detect which latency to operate at, and also in one</p> <p>4 form of the proposal, whether to use posted or normal</p> <p>5 CAS operation.</p> <p>6 Q. Now, how, if at all, did this proposal differ</p> <p>7 from the proposal of March 2000, CX-2758, that we</p> <p>8 looked at a moment ago?</p> <p>9 A. In this proposal, he's suggesting using an</p> <p>10 external pin to control it with a level. In the prior</p> <p>11 proposal, there was -- there was really two proposals.</p> <p>12 There was just have a fixed latency, and then the</p> <p>13 other</p> <p>one was to program frequency.</p>

(b) it would be necessary to add pins (Geilhufe, Tr. 9724:16-21;9741:8-9742:1; Soderman, Tr. 9362:12-9363:3)

Trial vol. [7] (Su80151 2p

**Complaint Counsel's  
Proposed List Of Rambus**

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>23 Do you see that?</p> <p>24 A. Yes.</p> <p>25 Q. And again, what were you proposing here?</p> <p>page 6798</p> <p>1 A. This was kind of the conclusion andy</p> <p>2 recommendation based on the proposal that we</p> <p>eliminate</p> <p>3 strobes and we go with single data rate clocks with a</p> <p>4 different clocking scheme, which is described inside</p> <p>5 the document.</p> <p>6 MR. OLIVER: May I approach, Your Honor?</p> <p>7 JUDGE McGUIRE: You may.</p> <p>8 BY MR. OLIVER:</p> <p>9 Q. Mr. Lee, I've handed you a document marked</p> <p>10 CX-426. Do you recognize this document?</p> <p>11 A. Yes.</p> <p>12 Q. What is this document?</p> <p>13 A. This is an email chain, but essentially it's</p> <p>14 the meeting minutes from a conference call, a</p> <p>JEDEC</p> <p>15 task group, to look at the clocking proposal that I had</p> <p>16 proposed earlier.</p> <p>17 Q. And did you participate in this conference</p> <p>18 call?</p> <p>19 A. Yes.</p> <p>20 Q. And can you please explain in general terms</p> <p>the</p> <p>21 results of this conference call?</p> <p>22 A. Sure. We analyzed technical details of the</p> <p>23 proposal, further explanation, discussed some</p> <p>concerns</p> <p>24 and some analysis and tried to identify different</p> <p>25 companies' preferences for this scheme and kind of</p> <p>what</p> <p>page 6799</p> <p>1 to do next.</p> <p>2 Q. Now, based on your recollection, do you recall</p> <p>3 whether there was any consensus as to whether a</p> <p>single</p> <p>4 data rate clock was technically feasible?</p> <p>5 A. Yes, I recall.</p>

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>6 Q. And what was your recollection?</p> <p>7 A. It was generally considered feasible by most of</p> <p>8 the companies but not all.</p> <p>9 Q. Now, do you have a recollection as to whether</p> <p>10 there was a consensus from the call in terms of what</p> <p>11 should be done next?</p> <p>12 A. Yes, I recall.</p> <p>13 Q. And what is your recollection?</p> <p>14 A. We felt there was still a little further work</p> <p>15 that needed to be done, and we were going to try to</p> <p>16 explore the idea a little bit further, and we were</p> <p>17 going to prepare a summary at the next JEDEC</p> <p>meeting on</p> <p>18 the progress of our call.</p> <p>Trial vol 33 (Lee)</p> <p>page 6802</p> <p>12 Q. Now, based on your understanding at the time,</p> <p>13 this would be the late 2000 to early 2001 time frame,</p> <p>14 what was your understanding of the advantages of</p> <p>using</p> <p>15 a single edge clock in the DDR2 standard at the</p> <p>time?</p> <p>16 A. The advantages of a single edge clock?</p> <p>17 Q. Yes.</p> <p>18 A. For DDR2? There were several that were</p> <p>listed</p> <p>19 in my original presentation, but they included -- we</p> <p>20 felt it would have been easier to test using that and</p> <p>21 not having a burst through strobe. We felt that we</p> <p>22 would gain some benefits in the timing budget by not</p> <p>23 having to worry about duty cycle control of the dual</p> <p>24 edge clock.</p> <p>25 Q. Now, focusing on the late 2000, early 2001</p> <p>time</p> <p>page 6803</p> <p>1 frame, what was your understanding at that time of</p> <p>the</p> <p>2 potential disadvantages to using a single edge clock</p> <p>in</p> <p>3 the DDR2 standard?</p> <p>4 A. One of the challenges was to get adequate data</p>

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

**Pages In Trial Testimony By Mr. Lee And Other Fact  
Witnesses Where They Testified On The General  
Topics In Question**

5 rate or get a high enough clock frequency using a  
6 single edge clock. Perhaps the biggest disadvantage  
7 was that it wasn't like DDR, and so it didn't have a  
8 direct migration path. That was fed back to us from  
9 some customers.

10 Q. Can you please explain in more detail your  
11 understanding of why it was a disadvantage that  
using a

12 single edge clock in DDR2 was not like DDR?

13 A. Sure. There was concern that it would be  
14 difficult to design a controller that would support  
DDR

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>companies?</p> <p>A. Yes.</p> <p>Q. What is the purpose of the PLL in the QBM module?</p> <p>A. Again, it's a -- it provides the various clocks that are required in the technology, at 1x, 1x90 and 2x.</p> <p>Q. Is the \$2 the initial cost?</p> <p>A. No, it will be slightly higher at launch, but we expect it to come down pretty rapidly in cost.</p> <p>Q. Do you have an expectation for at what volume that would occur?</p> <p>A. No, again, just we expect QBM to be in high volume fairly rapidly.</p> <p>Q. What do you mean by "high volume"?</p> <p>A. Again, the marketplace is very large, and we're looking at, you know, getting some type of market share that would immediately put us into a high-volume category.</p>
<p>9. moving the DLL to the module would cost \$3.80 for the DLL (Geilhufe, Tr. 9613:13-25)</p>	<p>See above. Also, see Trial vol 33 (Lee) page 6646</p> <p>23 Q. If I could direct your attention to the first</p> <p>24 bullet point, Disadvantages of DLL, and then</p> <p>25 underneath</p> <p>page 6647</p> <p>1 exiting self-refresh, and after changing operating</p> <p>2 frequency."</p> <p>3 Do you see that?</p> <p>4 A. Yes.</p> <p>5 Q. Can you please explain your understanding at</p> <p>6 the time that you reviewed this of that bullet point?</p> <p>7 A. Sure. DLL, the way it works, it takes a</p> <p>8 certain amount of time to lock, what we call lock.</p> <p>You</p> <p>9 can consider it like a warm-up time for a car or</p> <p>10 something. And after certain operations or upon</p> <p>11 power-up, it took a certain amount of time before</p> <p>DLL</p> <p>12 was guaranteed to be accurate.</p>

## **Complaint Counsel's**

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>14 five components of the -- of variation of data valid  15 windows that Mr. Ryan outlined on page 20 of JX-  29, and  16 focusing again on your understanding in the 1996  time  17 frame, what was your understanding of which, if any,  of  18 these five components would be corrected for or  19 improved by an on-chip DLL?  20 A. The on-chip DLL would primarily improve  21 component number 3, which he's called chip-to-chip  22 skew. It would just improve the certainty of time in  23 which the data was output onto the bus from the  DRAM  24 relative to the clock coming in.  25 Q. Now, again, based on your understanding in  the  page 6664  1 1996-1997 time frame, what, if any, effect would an  2 on-chip DLL have with respect to the -- to bullet  3 points 1, 2, 4 and 5 of Mr. Ryan's presentation?  4 A. It really wouldn't impact those.  5 Q. Now, in Mr. Ryan's presentation, what  6 technology, if any, was Micron proposing to help  solve  7 the variation of the data valid window problem?  8 A. I think at this time he was primarily proposing  9 the use of echo clocks, which was a technique  described  10 earlier where we're converting the problem of  absolute  11 timing variance to relative timing variance.</p>

10. SLDRAM was unable to design a high speed DRAM using Vernier

-

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

**Pages In Trial Testimony By Mr. Lee And Other Fact  
Witnesses Where They Testified On The General  
Topics In Question**

10 Q. Yes, thank you, it would refer to the bus  
11 structure, the devices and the interface.

12 A. Okay. SyncLink architecture was kind of a  
13 combination between the narrow bus and wide bus.

It  
14 was in between the width of a DsceRus and wianktf a

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>2 open drain driver. They're quite a bit different.  3 SyncLink used these verniers for aligning when  4 data would be put onto the bus. Rambus didn't do  5 anything like that. They relied on the loop back clock  6 for providing the timing of when to put the data on  the  7 bus.  8 There were many differences in the protocol and  9 the bank organization and things like that as well.  Trial vol 33 (Lee)  page 6667  13 In the 1996 or 1997 time period, were you  14 familiar with the concept known as vernier?  15 A. Yes.  16 Q. Again, focusing on your understanding at that  17 time, can you please explain what your  understanding of  18 the vernier method was?  19 A. Sure. The vernier is -- you can consider it an  20 adjustable delay element, so the way we would use  it,  21 it was one of the tools we liked to use to solve this  22 timing uncertainty problem, is if the timing varied,  23 you could use the vernier adjustable delay to  24 compensate for that. So, if the timing increased, you  25 could use less delay, and if the timing decreased, you  page 6668  1 could use more delay, so the loop delay was constant.  2 And so providing that constant loop delay  3 created a less timing uncertainty and a larger data  4 valid line back at the controller, and this was a  5 technique we were looking at in SyncLink at the time.  Trial vol 33 (Lee)  page 6675  25 Q. Now, Mr. Lee, focusing on the 1996 and 1997  page 6676  1 time period, did you give any consideration during  that  2 time period as to whether a vernier method could be  3 used to improve capture of data at the memory  4 controller?</p>

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

**Pages In Trial Testimony By Mr. Lee And Other Fact  
Witnesses Where They Testified On The General  
Topics In Question**

5 A. Yes.

6 Q. And based on your understanding at that time,  
7 could a vernier circuit have been used in place of an  
8 on-chip DLL to facilitate capture of data at the  
memory  
9 controller?

10 A. Yes.

11 Q. Could you please explain your understanding  
at  
12 that time of how a vernier method could have been  
used  
13 to do that?

14 A. Sure. There's really a couple places we could  
15 have put a vernier to solve the timing uncertainty of  
16 data coming out of the DRAM, which is what the  
DLL was  
17 trying to address. One is we could have put it in the  
18 DRAM itself, and as the delay started to increase, we  
19 could reduce the delay -- the number of delay  
elements  
20 in the vernier inside the DRAM to offset that so that  
21 there was a more constant output data time.  
22 The other thing we could do is we could put it  
23 in the controller itself, and as the delay coming -- of

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>13 DLL, that might be easy for me to contrast it. While  14 they both had the disadvantages of some power and  die  15 size utilization, with the vernier, we didn't have this  16 lock time problem. We didn't have to wait for it to  17 lock.  18 And also, we felt that with the vernier, we  19 could put it on the controller so it didn't have to be  20 replicated on every DRAM, and by doing that we  could  21 reduce the cost and complexity.  22 Q. Now, compared with using on-chip PLL or on-  chip  23 DLL, based on your understanding at that time, did  you  24 understand there to be any disadvantages with using  25 vernier rather than on-chip PLL or DLL?  page 6678  1 A. I would say the disadvantages were similar, as  2 I mentioned, to the DLL with power and die size if it  3 was included on the DRAM. I think there was  probably  4 more familiarity in the DRAM business with DLL  than  5 vernier, but other than that, there's no disadvantage.  6 Q. Now, based on your understanding at that time,  7 did you regard use of the vernier method to be an  8 adequate substitute for use of an on-chip PLL or  9 on-chip DLL from a technical point of view?  10 A. Yes.  11 Q. And again, based on your understanding at the  12 time, did you regard use of the vernier method to be  an  13 acceptable alternative to on-chip PLL or DLL from a  14 cost perspective?  15 A. Yes.</p>
11. because the proposed alternatives didn't include circuit designs,	

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
they were poorly thought out (Geilhufe, Tr. 9673:17-9674:5)	

12. DDR II (a) expands the use of programmable CAS latency (Soderman, Tr. 9351:7-9353:3)

Trial vol 33 (Lee) page 6785

5 Q. Mr. Lee, if I could ask you to turn, please, to  
6 the next page, page 9, and here there's a -- the  
7 caption The real problem: DDR II -- hold on just a  
8 minute.

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>19 you had with counsel or excluding any -- excluding any  20 discussions following instructions from counsel, did  21 you have any discussions between March and July of  22 2000  23 as to whether Micron should present a second time  24 its  25 proposal to use a fixed CAS latency at JEDEC?  26 A. Not regarding fixed CAS latency.  27 Q. Did you have any discussions between March  28 and  29 page 6793  30 1 July of 2000 as to whether Micron should repeat the  31 2 proposal it made to JEDEC of March 2000?  32 3 A. I had a discussion with Kevin related to what  33 4 he felt should happen.  34 5 Q. Now, as part of that, did you also -- did you  35 6 provide a recommendation as to whether you thought  36 7 Micron should repeat its March of 2000 presentation?  37 8 A. I didn't make a recommendation.  38 9 Q. Did you have a belief at that time as to  39 10 whether Micron should repeat its March of 2000  40 11 presentation?  41 12 A. I did.  42 13 Q. What was your belief at that time?  43 14 A. Based on Kevin's report of how the first  44 15 showings went, my belief was that there was no  45 16 opportunity there to be able to change that at JEDEC.</p>
(b) initially planned to use a single burst length, but subsequently reverted to programmable burst length (Soderman, Tr. 9369:12-23)	<p>Trial vol 33 (Lee)  page 6779  7 Q. Mr. Lee, if I could ask you to turn to page 2  8 of CX-2758, the first bullet point on page 2, "The  9 objective of this presentation is to propose an  10 approach for reducing the complexity and cost  11 associated with read latency operation described in  12 the  13 current DDR II specification."  14 Do you see that?  15 A. Yes.</p>

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>15 MR. OLIVER: Your Honor, and I will have a 16 question after this.</p> <p>17 BY MR. OLIVER:</p> <p>18 Q. The second bullet point reads, "The first part 19 of the presentation discusses possible methods for 20 eliminating programmable read latency from existing SDR 21 and DDR devices; this discussion serves as useful 22 background for the DDR II proposal." 23 Mr. Lee, what I'm trying to understand is that 24 on the cover, it refers to DDR2, and yet here on page 25 2, it makes reference to SDR and DDR as well as DDR2, page 6780 1 and actually, let me ask one clarification question 2 first. 3 The reference to SDR on page 2, that refers to 4 the SDRAM standard. Is that right? 5 A. Yes. 6 Q. And what I'm trying to understand is whether 7 this presentation was directed at the SDRAM and DDR 8 SDRAM standards as well as DDR2 or was it directed just 9 at the DDR2 standard? 10 A. It was directed at all three. 11 Q. If I could ask you to turn, please, to page 3, 12 and under the caption Avoiding Programmable Latency in 13 SDR/DDR SDRAMs," the second bullet point reads, "Users 14 typically operate a device at the lowest (fastest) read 15 latency possible at a given operating frequency." 16 Do you see that? 17 A. Yes. 18 Q. Can you please explain your understanding at 19 the time of what was meant by that bullet point? 20 A. Yes. It meant that for a given clock rate that 21 they were using the device, they would try to operate 22 at a CAS latency that was the lowest acceptable for 23 that clock rate given the device capabilities.</p>

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

**Pages In Trial Testimony By Mr. Lee And Other Fact  
Witnesses Where They Testified On The General**

Complaint Counsel's Proposed List Of Rambus Expert Testimony To Be Covered In Rebuttal	Pages In Trial Testimony By Mr. Lee And Other Fact Witnesses Where They Testified On The General Topics In Question
	<p>5 frequency and latency, a similar concern we had all  the  6 way back to the SDRAM-Lite days, and I testified to  7 that earlier. So, he was saying this adds costs for us  8 to test this if it's not being used and that,  9 therefore, it would be unnecessary.</p> <p>10 Q. If I could ask you to turn to the next page,  11 page 4, again with a caption Avoiding Programmable  12 Latency in SDR/DDR SDRAMs, and the top bullet  point  13 reads, "One approach: offer devices with a fixed  read  14 latency."  15 Do you see that?  16 A. Yes.</p> <p>17 Q. Can you please explain your understanding at  18 the time of what was being proposed here?  19 A. Yes. What was being proposed was that there  20 would be one latency but not be programmable.  21 Q. So, in other words, that would be a fixed  22 latency?  23 A. Correct.</p> <p>24 Q. If I could ask you to turn, please, to page 6  25 of CX-2758. Again, under the caption Avoiding  page 6783  1 Programmable Latency in SDR/DDR SDRAMs, the  first  2 bullet point on page 6 reads, "Another approach:  offer  3 devices with programmable operating frequency;  each  4 operating frequency range has a fixed read latency  5 associated with it."  6 Can you please explain your understanding at  7 the time of what was meant by that paragraph?  8 A. Yes. My understanding was that the proposal  9 was to have a programmable frequency instead of a  10 programmable latency, and for a given operating  11 frequency it would -- it would have a latency  12 associated with it.</p>

**Complaint Counsel's  
Proposed List Of Rambus  
Expert Testimony To Be  
Covered In Rebuttal**

**Pages In Trial Testimony By Mr. Lee And Other Fact  
Witnesses Where They Testified On The General  
Topics In Question**

(c) limits the use of the  
burst terminate  
command because of  
timing difficulties  
(Soderman, Tr.  
9376:19-9377:20)

Mr. Macri, one of Complaint Counsel's witnesses,  
testified to this exact point during direct examination  
(prior to the testimony of both Professor Jacob and  
Mr. Lee). Complaint Counsel could have asked the later  
witnesses to address the issue. e.8j 210.126testd te.8j 210.126e.5:6 (Macri)