

## FEDERAL TRADE COMMISSION

## I N D E X

1

2

3

4 WITNESS: DIRECT: CROSS: REDIRECT: RE CROSS:

5 RHODEN 260

6

7 EXHIBITS\* FOR ID ADMITTED WITHDRAWN

8 CX

9 Number 34 450

10 Number 42 336

11 Number 204 311

12 Number 208 326

13 Number 302 311

14 Number 306 345

15

16 RX

17 None

18

19 JX

20 Number 10 450

21 Number 13 455

22 Number 21 469

23 Number 26 475

24

25 \*Exhibits were premarked for identification

For The Record, Inc.  
 Waldorf, Maryland  
 (301) 870-8025

	EXHIBITS*	FOR ID	ADMITTED	WITHDRAWN
1				
2	JX			
3	Number 28		484	
4	Number 29		489	
5	Number 54		353	
6	Number 56		458	
7	Number 59		357	
8				
9	DX			
10	Number 1		274	
11	Number 2		291	
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25	*Exhibits were premarked for identification			

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25

UNITED STATES OF AMERICA  
FEDERAL TRADE COMMISSION

In the Matter of: )  
Rambus, Inc. ) Docket No. 9302  
-----)

Thursday, May 1, 2003  
9:30 a.m.

TRIAL VOLUME 2  
PART 1  
PUBLIC RECORD

BEFORE THE HONORABLE STEPHEN J. McGUIRE  
Chief Administrative Law Judge  
Federal Trade Commission  
600 Pennsylvania Avenue, N.W.  
Washington, D.C.

Reported by: Susanne Bergling, RMR

For The Record, Inc.  
Waldorf, Maryland  
(301) 870-8025

1 APPEARANCES:

2

3 ON BEHALF OF THE FEDERAL TRADE COMMISSION:

4 M. SEAN ROYALL, Attorney  
5 GEOFFREY OLIVER, Attorney  
6 Federal Trade Commission  
7 601 New Jersey Avenue, N.W.  
8 Washington, D.C. 20580-0000  
9 (202) 326-3663

10

11 ON BEHALF OF THE RESPONDENT:

12 GREGORY P. STONE, Attorney  
13 STEVEN M. PERRY, Attorney  
14 PETER A. DETRE, Attorney  
15 Munger, Tolles & Olson LLP  
16 355 South Grand Avenue, 35th Floor  
17 Los Angeles, California 90071-1560  
18 (213) 683-9255

19

and

20 A. DOUGLAS MELAMED, Attorney  
21 Wilmer, Cutler & Pickering  
22 2445 M Street, N.W.  
23 Washington, D.C. 20037-1420  
24 (202) 663-6090

25

For The Record, Inc.  
Waldorf, Maryland  
(301) 870-8025

## P R O C E E D I N G S

- - - - -

1  
2  
3 JUDGE McGUIRE: This hearing is now in order  
4 and convened at 9:30 a.m. Counsel, how is everyone  
5 this morning?

6 Before we start today with the presentation of  
7 the case in chief by the Government, are there any  
8 issues that should come at this time to the Court's own  
9 attention?

10 If not, the Court seeks to inquire of the  
11 parties, have they made any progress toward the issue  
12 raised by the Court on the agreement the parties had  
13 entered into on what items of evidence were going to be  
14 offered and entered into this record?

15 MR. ROYALL: Your Honor --

16 JUDGE McGUIRE: Mr. Royall?

17 MR. ROYALL: -- good morning.

18 JUDGE McGUIRE: Good morning.

19 MR. ROYALL: Mr. Stone and I did speak about  
20 that last night, and I think the short answer is we  
21 have made progress. We're not at a point at which  
22 we've finalized something that we can present to you,  
23 but we hope that we will be at that point soon. Part  
24 of it involves obviously reviewing and paring down the  
25 evidence, and that may take a little while, but we do

1 expect that we are going to be able to do that and then  
2 have a stipulation that also maybe includes some of the  
3 features of the other stipulation but will have the  
4 effect of paring down what we're presenting at this  
5 time.

6 JUDGE McGUIRE: All right, Mr. Stone, do you  
7 want to comment?

8 MR. STONE: Yes, that's correct, Your Honor.

9 JUDGE McGUIRE: All right, then let me advise  
10 then on that basis and clarify even further the Court's  
11 concern over this issue. It has decided to vacate the  
12 earlier order entered into by the parties, and until  
13 such time that the parties are able to agree on an  
14 agreement on evidence that can be approved by the  
15 Court, any items offered into this evidence shall be I  
16 think ruled upon one at a time.

17 Are we clear on that?

18 MR. STONE: Yes, Your Honor.

19 JUDGE McGUIRE: Any evidence that is offered in  
20 this hearing and excluded shall still be preserved for  
21 any possible appeal purposes, okay? Are we clear?

22 MR. STONE: Yes.

23 MR. ROYALL: Yes, Your Honor.

24 JUDGE McGUIRE: Is there anything else either  
25 side wants to comment on?

1 MR. ROYALL: Not at this time.

2 JUDGE McGUIRE: If not, then at this time we  
3 will hear presentation of the case in chief by the  
4 complaint counsel.

5 MR. OLIVER: Good morning, Your Honor.

6 JUDGE McGUIRE: Good morning.

7 MR. OLIVER: Complaint counsel calls to the  
8 stand Mr. Desi Rhoden.

9 JUDGE McGUIRE: Mr. Rhoden, could you please  
10 approach the bench and be sworn.  
11 Whereupon--

12 DESI RHODEN  
13 a witness, called for examination, having been first  
14 duly sworn, was examined and testified as follows:

15 JUDGE McGUIRE: Please have a seat right there,  
16 Mr. Rhoden. Thank you.

17 DIRECT EXAMINATION

18 BY MR. OLIVER:

19 Q. Good morning, Mr. Rhoden. How are you today?

20 A. Good morning, fine.

21 Q. Could you state your full name for the record?

22 A. My name is Desi Rhoden.

23 Q. Are you currently employed, Mr. Rhoden?

24 A. I currently hold the title of president and CEO  
25 for Advanced Memory International, that position being

1       unpaid at this time.

2                   THE REPORTER:    Could you speak into the  
3       microphone, please?



1 A. Yes, my name is Desi Rhoden.

2 Q. And where are you currently employed, Mr.  
3 Rhoden?

4 A. I currently hold the title of president and CEO  
5 for Advanced Memory International, a position that is  
6 unpaid at this time.

7 Q. What is AMI-2?

8 A. AMI-2 is a consortium, a nonprofit consortium  
9 of memory suppliers and infrastructure providers that  
10 have banded together for the coordination and  
11 development of infrastructure for the memory industry.

12 Q. Could you please describe your responsibilities  
13 as president of AMI-2?

14 A. Yes, my responsibilities as president, I work  
15 with companies within the industry, all of the  
16 infrastructure players, people that are involved in the  
17 industry to help coordinate the development and  
18 infrastructure, if you will, all of the bits and pieces  
19 that have to go into making a complete system work in  
20 the industry.

21 Q. Mr. Rhoden, what is your educational  
22 background?

23 A. I have a Bachelor's and a Master's Degree in  
24 electrical engineering from Colorado State University.

25 Q. Could you please give us a brief description of

1 your work experience?

2 A. Yes, I attended college. I was drafted, I  
3 spent some time overseas in Vietnam. I returned. I  
4 spent about ten years or a little more working as an  
5 electrician, returned to school, worked as an  
6 instructor for one of the colleges at the university,  
7 and upon receiving my Master's, I worked at Storage  
8 Technology for a short period of time, spent about  
9 eight years at Hewlett Packard, about five or six years  
10 at VSLI Technology, and the last three years, I have  
11 been at Advanced Memory International.

12 Q. Could you please briefly describe your work at  
13 Hewlett Packard?

14 A. Yes, while I was at Hewlett Packard, I was a  
15 design engineer and worked as -- Hewlett Packard calls  
16 them scientist people that work as the technical leads  
17 for their technical development programs, working  
18 together with the development of integrated circuits,  
19 chips, if you will, and high-speed systems and  
20 interfacing with outside customers.

21 Q. You mentioned chips. What types of chips did  
22 you work with at Hewlett Packard?

23 A. This would be silicon chips, interface chips  
24 for memory, interface chips for graphics development, a  
25 number of different things inside the computer itself.

1           Q. Now, you mentioned that you had worked for a  
2 company named VLSI after leaving Hewlett Packard. Is  
3 that right?

4           A. Yes, VLSI is the company name. It also happens  
5 to be a common industry acronym. The acronym stands  
6 for very large-scale integration, but the company is  
7 just VLSI Technology.

8           Q. What does VLSI Technology do?

9           A. VLSI Technology is a -- well, it is no longer.  
10 It was purchased by Phillips a few years ago. It was  
11 at the time an ASIC development house, and this is a  
12 company that would develop custom integrated circuits  
13 for particular customers. They also developed some of  
14 their own chips that they sold on the open market.  
15 They were one of the first providers of computer  
16 chipsets for the personal computer industry.

17          Q. You mentioned the term "ASIC." Could you  
18 please spell that and describe what that is?

19          A. Yes, ASIC is A-S-I-C and stands for  
20 application-specific integrated circuit.

21          Q. Could you please describe your work at VLSI?

22          A. Yes, when I was at VLSI, I came there as a --  
23 to start a program for them, to develop a design team  
24 and -- as well as continue my work inside of the  
25 industry memory coordination and standardization and

1 worked as the liaison -- I worked as a manager,  
2 director and eventually I was an engineering fellow,  
3 which is sort of the technical liaison, if you will, or  
4 technical lead for a lot of programs inside the  
5 company.

6 Q. Turning now to your work at AMI-2, what types  
7 of companies do you interact with in your work at  
8 AMI-2?

9 A. Okay, the kinds of companies that I would work  
10 with and still do work with inside of AMI is -- would  
11 include memory suppliers, the people who actually  
12 manufacture memory chips; motherboard providers, the  
13 people who actually make the boards that go into your  
14 computers; processor suppliers, people who make the  
15 processors; chipset providers; logic providers; module  
16 makers; people who make basically all the different  
17 pieces that make up computers or gaming machines or  
18 whatever.

19 Q. Mr. Rhoden, you have referred to memory now a  
20 few times. Could you please explain first, when did  
21 you first begin working with memory?

22 A. One of my primary roles inside of HP is -- as  
23 part of high-speed system development, memory is a  
24 critical element inside of any computer system, and in  
25 that system, I started working early with memory, and

1 I've been doing that almost my entire career.

2 Q. Mr. Rhoden, if we could perhaps turn now to  
3 explore memory in a little more detail. Are you  
4 familiar with the term DRAM?

5 A. Yes, I am.

6 Q. What is DRAM?

7 A. Well, DRAM is a type of memory that's -- DRAM  
8 is dynamic random access memory.

9 Q. Are there other types of memory?

10 A. Well, there's many types of memory. Three come  
11 to mind. The three major types of memory would be DRAM  
12 and SRAM and flash.

13 Q. What is SRAM?

14 A. SRAM is static random access memory as opposed  
15 to the dynamic that we talked about before.

16 Q. What is the difference between static and  
17 dynamic ram?

18 A. Okay, in static, the SRAM, in static, static  
19 memory is a type of memory where the information that  
20 is stored stays in the memory without refresh until it  
21 moves from the chip. On the other hand, dynamic is  
22 something that is a temporary storage, if you will, and  
23 it does require refresh.

24 Dynamic memory, you can have a lot more bits  
25 and pieces that you actually store than you can in



1 contained in all of the devices that you see around  
2 here, DRAM.

3 Q. How is DRAM used in a computer?

4 A. DRAM is actually the scratchpad, if you will.  
5 It is the -- it's the area where all transactions and  
6 information is stored and processed, stored and  
7 retrieved in the computer while it's in operation,  
8 during the operation, so it's the scratchpad where you  
9 are jotting down notes before you are actually trying  
10 to save anything permanently.

11 Q. Where in the computer is DRAM located?

12 A. Perhaps a picture or two would be helpful. I  
13 think I have some pictures that would show you better.

14 MR. OLIVER: Excuse me, Your Honor, I am  
15 technically challenged and need help for a moment.

16 MR. STONE: Your Honor, we had had an  
17 understanding that we were going to exchange  
18 demonstratives 24 hours in advance of the witness'  
19 testimony where the demonstratives are going to be  
20 used. Obviously there is nothing particular about this  
21 demonstrative, but I do think that's our understanding,  
22 and if it's not, I think we should just be clear we are  
23 not going to exchange demonstratives.

24 JUDGE McGUIRE: Is that the understanding, Mr.  
25 Oliver, that you had entered into?

1 MR. OLIVER: Your Honor, I had actually  
2 proposed that and I had not heard back.

3 MR. STONE: Then that's my -- I had said at the  
4 time it was fine. I said anything you wanted to  
5 propose in that regard was fine.

6 MR. OLIVER: That apparently was a  
7 miscommunication, Your Honor.

8 MR. STONE: My fault, then.

9 MR. OLIVER: We do have a hard copy here --

10 JUDGE McGUIRE: Well, if it is not going to be  
11 an understanding, it is going to be an order of the  
12 Court that that occur. So, if you want to take some  
13 time, I don't know if we need to take time here --

14 MR. STONE: We don't need any time on this one,  
15 Your Honor.

16 JUDGE McGUIRE: -- but in the future, let's  
17 abide by that rule, that 24-hour exchange, all right?

18 MR. OLIVER: Yes, Your Honor.

19 JUDGE McGUIRE: All right, then let's proceed.

20 MR. PERRY: Thank you.

21 BY MR. OLIVER:

22 Q. Mr. Rhoden, I had asked you to explain where  
23 DRAM is found in a computer.

24 A. Certainly. What you see here in this first  
25 foil is a picture of a computer with the three major



1 elements. You have the display, the keyboard and then  
2 the box that contains all of the computer elements.

3 If you go to the next foil, you will see that  
4 you can open up the box, the tower, the pizza box,  
5 whatever you -- people have lots of different names for  
6 it depending upon its configuration, and inside, what  
7 you can see is the inside where there is a motherboard,  
8 which is the principal backbone, if you will, that  
9 everything plugs into.

10 It's a little difficult to see here, but  
11 perhaps if you go to the next picture, you can see a  
12 picture of a motherboard that actually has been  
13 extracted, and memory itself is -- the DRAM itself is  
14 contained at the bottom right-hand corner. You see  
15 some slots across the -- I think perhaps if you hit the  
16 next display key, there you see the memory module is  
17 actually located at the bottom of the display. You can  
18 see it right here, yes.

19 MR. OLIVER: Your Honor, I see that Mr. Rhoden  
20 is trying to point to the figure on the screen. Would  
21 it be possible to turn one of the screens towards you  
22 so that he could point out certain aspects to you?

23 JUDGE MCGUIRE: I'm sorry, is it possible to do  
24 what?

25 MR. OLIVER: To turn one of these screens

1 towards you so that Mr. Rhoden could point out certain  
2 aspects of the picture to you?

3 JUDGE McGUIRE: Well, I've got it right here, I  
4 mean --

5 THE WITNESS: Yes, you have. I will do my best  
6 to describe the location.

7 JUDGE McGUIRE: Just describe what corner it's  
8 in, and if we have any other concerns in that regard,  
9 then we will turn around the screen. I'm trying to  
10 help everyone here.

11 MR. PERRY: Could I suggest that you might have  
12 a hard copy and you could draw on it, where he's  
13 describing, you could circle it for your future use? I  
14 don't know, maybe --

15 JUDGE McGUIRE: What we'll do, and I think I  
16 had indicated this earlier prior to starting the  
17 hearing, that if there was a time when I had to have a  
18 hard copy, then I would ask for it. So, that's what  
19 we'll do in the future, but I don't think I have to  
20 have it here.

21 MR. OLIVER: Okay, thank you, Your Honor.

22 THE WITNESS: Okay.

23 BY MR. OLIVER:

24 Q. Mr. Rhoden, I note that on the drawing there's  
25 a reference to a CPU microprocessor. What is that?

1           A.  Actually, CPU is a terminology that stands for  
2           the central processing unit, also known as the  
3           microprocessor.  This is the central brain, if you  
4           will, of the computer.  It's the one that processes  
5           information and makes decisions based on the  
6           information that it's processing.  And all of this  
7           immediate storage that it uses, temporary storage it  
8           uses, would be there in the memory modules located in  
9           the DRAM.

10          Q.  I also see a reference to memory modules.  What  
11          is a memory module?

12          A.  Okay, if you look there between the yellow  
13          lines that are defined as memory modules, you will see  
14          individual integrated circuits, individual chips, if  
15          you will, that look in a vertical position.  They are  
16          actually mounted onto a separate PC board, a very small  
17          one, and that PC board is a combination, a grouping, if  
18          you will, of memory devices, and the grouping comes in  
19          something that we term as a module.

20                 So, you see -- in this one, you see eight  
21          memory devices on a particular module, and then you see  
22          three module sections plugged into the computer here.

23                 MR. OLIVER:  Your Honor, may I approach?

24                 JUDGE McGUIRE:  Please.

25                 MR. OLIVER:  I would like to show this to the

1 witness, please.

2 JUDGE McGUIRE: All right.

3 BY MR. OLIVER:

4 Q. Mr. Rhoden, I have handed you an object. What  
5 is that object?

6 A. This is an example of a memory module, much  
7 like the one that you see in the picture here. You see  
8 the eight memory devices that are actually on the  
9 module. The module itself is just a small printed  
10 circuit board, and it's connected through an edge  
11 connector that would then plug into what is this  
12 motherboard. The motherboard is essentially the place  
13 where everything gets connected together.

14 MR. OLIVER: Your Honor, could I invite Mr.  
15 Rhoden to step up and opposing counsel to step up so  
16 Mr. Rhoden could point out the memory module to you?

17 JUDGE McGUIRE: Yes, that's fine.

18 BY MR. OLIVER:

19 Q. Mr. Rhoden, if you could please approach the  
20 Bench, and if you could point out to His Honor the  
21 parts of the module that you just explained.

22 A. Yeah, the memory device itself is this chip  
23 that you see here. You'll see this repeated eight  
24 different times across here. This would be -- the  
25 module itself is interconnected through the wires, the

1 traces that you see on the circuits and on the back,  
2 and there's also some inner layers inside this printed  
3 circuit board. These would be some of the support

1 BY MR. OLIVER:

2 Q. Mr. Rhoden, are you familiar with the term  
3 "chipset"?

4 A. Yes, I am. Chipset is the term inside -- that  
5 we use in the industry that defines a grouping of chips  
6 that actually are the traffic cops for the motherboard.  
7 They connect all these pieces together, the memory, the  
8 CPU, all of the different I/O devices, the input,  
9 output, things like keyboard, graphics display, all of  
10 that that would be contained to the left-hand -- most  
11 left-hand half of that picture that you see of the  
12 motherboard, and you'll see two main chips on either  
13 side and one of the primary support chips that goes  
14 along with the chipset itself in the middle.

15 Q. How are these various components connected  
16 together?

17 A. Well, on the motherboard, you can actually see  
18 there's a number of traces, but rather than try to  
19 figure out how they're connected here, perhaps a  
20 logical drawing -- this is a physical layout, and I  
21 think the next demonstrative has a physical layout --  
22 this is actually the logical description of what goes  
23 on, much more simplified than what takes place.

24 Q. Mr. Rhoden, perhaps before we move to the  
25 logical diagram, if I could approach again, Your Honor,

1 I would like to present you with an actual  
2 motherboard --

3 A. Okay.

4 Q. -- and again, I would like you to point out the  
5 components on the motherboard itself.

6 A. Sure.

7 JUDGE McGUIRE: All right, you may approach.

8 THE WITNESS: The -- in this particular -- what  
9 you see here --

10 JUDGE McGUIRE: Hold on until opposing counsel  
11 has a chance to --

12 MR. PERRY: I'm sorry.

13 THE WITNESS: That's okay. This would be the  
14 CPU, the central processing unit, microprocessor, if  
15 you will. Then there are -- the chipset that is here,  
16 contained with a few others that are separated around  
17 here, and this would be then memory modules that would  
18 plug into this device, and this being the traffic cop  
19 that connects, as the memory controller, the  
20 communication to the memory, and it also has other bits  
21 and pieces that communicate with the rest of the  
22 system.

23 This is what communicates with the outside  
24 world, the I/O, if you will, that would be your  
25 keyboard, monitor, those types of things. Those memory

1 modules, actually the modules that you have, would  
2 actually plug right into here, okay?

3 JUDGE McGUIRE: Okay, thank you.

4 MR. OLIVER: Your Honor, I will need to  
5 double-check to see if I have permission to use this  
6 before it's entered into the record.

7 JUDGE McGUIRE: Okay, okay.

8 MR. OLIVER: If I am able to get such  
9 permission, then perhaps later today I will --

10 JUDGE McGUIRE: Yes.

11 MR. OLIVER: -- request that.

12 JUDGE McGUIRE: And if so, we will have it  
13 marked as DX-2, if you decide to do that.

14 MR. OLIVER: Okay, thank you.

15 BY MR. OLIVER:

16 Q. Mr. Rhoden, you had referred to a demonstrative  
17 that you believed could help explain the bus. Could  
18 you please explain this demonstrative?

19 A. Certainly. This interface that you see here,  
20 the one that says DRAM basic interface, is actually a  
21 very simplified block diagram of what you saw on the  
22 motherboard. It's much easier to explain, because  
23 there's a lot of pieces on a motherboard, and rather  
24 than jump right into the middle, it's easier to start  
25 with a block diagram, if you will.







1 it depends on the speed obviously of the particular  
2 machine, but the clock itself is a signal that provides  
3 time blocks of information.

4 Q. Is the clock specific to DRAM or does it  
5 operate on components more generally?

6 A. The clock is more general. It's existed in  
7 DRAM and memory controller, CPU. There's a clock that  
8 generally runs inside the whole system, sometimes many  
9 clocks, sometimes quite a few.

10 Q. Now, you referred to control lines. What  
11 exactly are control lines?

12 A. The control lines themselves have specific  
13 functions, and in the case of what we're looking at  
14 here between the memory controller and the memory  
15 itself, the control lines would be determining what  
16 type of operation. Perhaps we're reading from the  
17 memory or we're writing to the memory.

18 Remember, the memory itself is just a  
19 scratchpad, so we have to decide whether we are going  
20 to write something to the scratchpad or whether we are  
21 going to retrieve it from the scratchpad. It's sort of  
22 the language, if you will, saying here, you're placing  
23 data out there or you're bringing data back, and the  
24 control lines are the ones that determine what type of  
25 operation.

1           Q. With respect to the signals traveling over the  
2 control lines, do those signals travel from the chipset  
3 to a module or from a module to the chipset or both?

4           A. The -- the control lines and the address lines  
5 in this case that you see actually are one-direction  
6 kind of operations. They originate in the memory  
7 controller and then travel to the DRAM, provide -- so,  
8 the memory controller will make the request and send  
9 that request across to the DRAM.

10           The data, by definition, would need to go in  
11 both directions, because I'm writing to it and I'm  
12 reading back from it at another time.

13           Q. If I could ask you to explain in a little more  
14 detail what the address lines do.

15           A. Okay, the address lines provide -- as you see  
16 here, you see a number of chips. You see eight just  
17 like the memory module that you had a copy of, and  
18 those address lines address locations within these  
19 memory modules. The typical system today, you would  
20 address one location in each of these memory devices  
21 that will broadcast information, each one broadcasting  
22 their own bits of data back across for a read or  
23 accepting data on a write. So, the address are the  
24 particular location, and to understand the address, you  
25 need to understand the -- a little bit inside the

1 memory itself.

2 Q. Okay, we'll look at that a bit later today.

3 A. Okay.

4 Q. Now, the lines here are illustrated in  
5 different colors. Do any of the types of lines  
6 illustrated in the bus ever carry other types of  
7 information? For example, would control lines ever  
8 carry data?

9 A. No, the control lines -- the data lines  
10 themselves are the only data that -- are the only lines  
11 in this drawing that actually carry information in both  
12 directions, and the address lines and control lines  
13 actually are one-direction lines, and so it's not very  
14 useful to be able to send something out to memory and  
15 never see it again in terms of data. So, data are the  
16 only ones that are bi-directional. The address and  
17 control are not used for data.

18 Q. What I was trying to understand is whether any  
19 of the lines in this bus would be multifunctional,  
20 whether there would be any lines that would carry, for  
21 example, control information and address information  
22 and data.

23 A. There are no lines in this particular bus that  
24 carry control, address and data, no.

25 Q. We'll come back to memory technology later

1 today in some more detail.

2 A. Okay.

3 Q. At this time, I'd like to turn to JEDEC.

4 A. Okay.

5 Q. Are you a member or a participant in any  
6 industry standard-setting organizations?

7 A. Yes, I am a member of JEDEC. I actually am the  
8 chairman of the board of directors for JEDEC.

9 Q. What is JEDEC?

10 A. JEDEC is a -- it's a standard-setting body for  
11 primarily the semiconductor industry, and there are  
12 some 50 committees, about 1800 participants from about  
13 250 companies around the world that come together to  
14 set standards on a variety of things; memory, quality  
15 of reliability, electrical interfaces, any number of  
16 things, all relating -- most all of it relating to the  
17 semiconductor industry itself. It works inside the  
18 Electronic Industries Alliance, the EIA, with other  
19 organizations to ensure -- one of them, for instance,  
20 is the Consumer Electronics Association that delivers  
21 these products to the rest of the world as well.

22 Q. How did you first learn of JEDEC?

23 A. Actually, when I was working at HP and working  
24 with memory, the desire at the time was to improve some  
25 of the communications path, the operations, perhaps

1 speed even of the memory itself, and so as I  
2 investigated how best to do that in the industry, I  
3 became aware of JEDEC. JEDEC is the place where  
4 industry standards are set for the DRAM, one of the  
5 things -- one of the functions JEDEC provides, and in  
6 that capacity, JEDEC actually had a committee that was  
7 set up to standardize memory, and that is the best  
8 place that I have found to actually work and create and  
9 make changes, modifications, in memory devices  
10 themselves.

11 Q. Did you ever attend the JEDEC meetings?

12 A. I have been attending JEDEC meetings, still do,  
13 for quite a number of years. I've attended many.

14 Q. When did you attend your first JEDEC meeting?

15 A. In the late eighties sometime.

16 Q. Focusing now in the early 1990s, particularly  
17 in the time period between 1991 and 1996, did you  
18 attend JEDEC meetings regularly?

19 A. Yes, I did.

20 Q. Did you attend meetings of any particular JEDEC  
21 committees or subcommittees?

22 A. Yes, actually, my -- during that particular  
23 period of time, my primary focus was in memory and more  
24 specifically in -- in memory related to the PC and also  
25 related to graphics, and so all of that would have been

1       inside the JC-42 committees. It's just a number that  
2       we use inside JEDEC to represent memory devices, and so  
3       the -- inside JC-42 and the subcommittees associated  
4       with that, I would attend those meetings regularly and  
5       did.

6           Q.   What are the subcommittees associated with  
7       JC-42?

8           A.   Well, there's a number of them, and over the  
9       years, we have done some reorganization based on the  
10      needs, but primarily 42.3 is the DRAM committee.  
11      There's 42.2, that is the SRAM committee, if you will.  
12      There's also a 42.5, which is where we develop the  
13      memory modules. So, they all are related, if you will,  
14      to memory. And there's other 42. committees that would  
15      deal, for instance, with flash memory and any other  
16      type of programmable devices.

17          Q.   Are you still active in the JC-42.3  
18      subcommittee today?

19          A.   Yes, I am. I'm actually the chairman of the  
20      JC-42 overall committee.

21          Q.   Now, you mentioned that you are currently the  
22      chairman of the board of directors of JEDEC. Is that  
23      correct?

24          A.   That is correct.

25          Q.   How did you assume that position?



1           A.  Actually, the chairman of the board of  
2 directors, I was elected to that position by my peers  
3 in the industry.  JEDEC used to be part of the  
4 Electronic Industries Association, and in about  
5 '98-'99, we split EIA into multiple, separately  
6 incorporated associations, and at that time, the  
7 governing body of JEDEC itself became a board of  
8 directors, and I was elected as the board chairman at  
9 that time.

10          Q.  I'm sorry, could you state for the record when  
11 you were elected as chairman?

12          A.  About 19 -- prior to -- JEDEC became  
13 independently incorporated in about 19 -- December I  
14 think of 1998, and prior to that, I was chairman of the  
15 JEDEC Council, which was the JEDEC governing body, and  
16 I was chairman of the board from that time forward.  
17 From the time that JEDEC has become a corporation, I  
18 have been chairman of the board since that time.

19          Q.  What are your duties as chairman of the board  
20 of directors of JEDEC?

21          A.  Well, chairman of the board of directors is,  
22 frankly, a pretty thankless job, because it's -- like  
23 everything else in any standards organization, it's all  
24 volunteer, and so it's a lot of work for essentially  
25 nothing in return.  You have -- my responsibilities at

1 JEDEC actually encompass -- or as chairman of the  
 2 board, it's the business aspect of JEDEC, trying to  
 3 make sure that we have office space, staff,  
 4 relationships with other organizations, and to make  
 5 sure that we take care of the business aspects of the  
 6 corporation itself.

7 Q. By the way, what is the approximate size of the  
 8 board of directors at JEDEC?

9 A. The approximate size of the board of directors,  
 10 about 25 or so people. It varies over time. It has a

918 A. They are actually run by

82 about 25 or so people. The directors are members of the

82 semiconductor industry.

724 Q. Do you have any other information about your role?

1           A. I do not.

2           Q. You also mentioned that you serve as chairman  
3 of the JC-42 committee. Is that correct?

4           A. Yes, that is correct.

5           Q. What are your duties as chairman of the 42  
6 committee?

7           A. As chairman of the 42 committee, 42 is  
8 responsible for, as I said, all of the memory  
9 components, and there are the other point committees,  
10 as we call them, 42.3, 42.2, 42.5. As chairman of the  
11 42 overall committee, one of my main responsibilities  
12 is to make sure that we have -- we can coordinate all  
13 of the different committees, the modules, the DRAMs  
14 themselves, and we would meet in conjunction with some  
15 other committees, JC-40, for instance, that is a logic  
16 committee, and JC-16, which is an interface committee,  
17 we would meet all at the same time, at the same  
18 location. So, the coordination of all of those  
19 committees and all of the activities that go on inside  
20 those committees is one of my primary responsibilities.

21          Q. Mr. Rhoden, you also referred to EIA. Would

1 number of different groups within the Electronic  
2 Industries Association that operated in many segments  
3 of the electronics industry, and at that time, the  
4 executive committee and board of governors of EIA  
5 decided to split it into multiple -- actually I think  
6 five separate corporations to then create an alliance  
7 of associations. Rather than having one association,  
8 an alliance of associations, primarily to encourage  
9 other people, other associations to become part of  
10 that.

11 Q. Between 1990 and 1998, what was JEDEC's status  
12 within EIA?

13 A. Between 1990 and 1998, JEDEC was a subpart of  
14 JEDEC, actually existed inside the engineering  
15 department, if you will, inside of JEDEC, and their  
16 role was to take care of the standardization of  
17 semiconductors and standardization of chips, if you  
18 will, much the same as it does today independently.

19 MR. OLIVER: Your Honor, at this time I'd like  
20 to use the first exhibit with the witness, but I would  
21 like to ask the o the day indec3parate corporations to po p

1           JUDGE McGUIRE: I'm sorry, I couldn't hear your  
2 final statement there.

3           MR. OLIVER: Whether you would prefer to have  
4 me present you, the witness and opposing counsel with a  
5 set of the exhibits or --

6           JUDGE McGUIRE: I thought I had indicated  
7 earlier, and at this time I will take whatever input  
8 either side has, but I don't need the entire set. I  
9 could just use it as you go through it, but it's  
10 whatever is easier.

11           Does opposing counsel have any suggestion?

12           MR. PERRY: Whatever Your Honor wants is fine  
13 with us. It might be easier --

14           JUDGE McGUIRE: Then I will do whatever you  
15 have already planned to do. If you have the whole set,  
16 then I'll take the whole set, and then just be sure  
17 opposing counsel has their set.

18           MR. OLIVER: All right, thank you, Your Honor.

19           JUDGE McGUIRE: We'll proceed that way.

20           MR. OLIVER: If you could give us just a  
21 moment, please, Your Honor.

22           JUDGE McGUIRE: Sure.

23           (Brief pause.)

24           MR. OLIVER: I'm sorry, could you please give  
25 us just a moment, Your Honor?

1           JUDGE McGUIRE: All right, let's go off the  
2 record for a couple of minutes.

3           (Pause in the proceedings.)

4           JUDGE McGUIRE: Counsel, we were talking off  
5 the record, and I had indicated that as a consequence  
6 of having entered DX-1 into this evidence, we had  
7 posters offered at the time of the opening comments by  
8 respondent, and then I received copies of those  
9 posters. So, at this time, we had discussed about also  
10 having those marked, and I believe I understand counsel  
11 at this time is to have those copies of the posters  
12 marked as DX-2. Is everyone clear on that?

13           MR. STONE: Yes, Your Honor, and I'll take care  
14 of providing a copy to the court reporter of that.

15           JUDGE McGUIRE: Thank you, Mr. Stone.

16           (DX Exhibit Number 2 was admitted into  
17 evidence.)

18           JUDGE McGUIRE: Yes, you may approach. Thank  
19 you.

20           MR. OLIVER: Thank you.

21           JUDGE McGUIRE: All right, Mr. Oliver.

22           MR. OLIVER: Are we on thk,E v7bl rightm\*t93)

1 in the documents in front of you, I believe it's the  
2 top document.

3 A. Yes, I have it.

4 Q. It bears the title Are Standards Worth the  
5 Effort? Do you have that document?

6 A. I do.

7 Q. Do you recognize that document?

8 A. Yes, I do.

9 Q. Did you prepare this document?

10 A. Yes, I did.

11 Q. When did you prepare it?

12 A. I actually put this particular presentation  
13 together from a series of other presentations that I  
14 had made, oh, perhaps many times previously, and I  
15 prepared it I believe in December or so of last year  
16 for a presentation to IBM.

17 Q. When did you prepare this document?

18 A. In the latter part of last year.

19 Q. If I could ask you to turn to page 8 of CX-302.

20 A. Okay.

21 Q. This is a page bearing the caption A Few JEDEC  
22 Members. Do you see that page?

23 A. Yes, I see that.

24 Q. Could you please explain what this page  
25 demonstrates?

1           A.  When I put this page together, it was intended  
2           to show an overview of some of the members that would  
3           be a part of JEDEC.  As I said, there is some 250  
4           companies, and I couldn't really put all of them on one  
5           page.  So, I took a few of them just to kind of give a  
6           cross-section of some of the companies and types of  
7           companies that would be part of it.

8           Q.  What types of companies are illustrated on this  
9           page?

10          A.  Well, there's a number of types of companies.  
11          If you take ALi in the top left corner and VIA perhaps  
12          in the bottom right, those would be chipset companies.  
13          AMD and Intel are microprocessor companies, perhaps  
14          even at some level a system house.  Amkor is primarily  
15          a packaging company.  We have already talked about ALi.  
16          Celestica does computer memory modules and is also a PC  
17          board manufacturer.  Elpida is a -- Elpida, Hynix,  
18          Samsung and Micron, Infineon, those would be memory  
19          suppliers.  Hewlett Packard, IBM are system -- OEMs, if  
20          you will, that make themselves computer systems, among  
21          other things, printers, lots of things.

22                 There's -- and you can go to Lucent.  Lucent  
23          is -- if all of you are familiar with Lucent, they are  
24          in networking and other types of things.  Motorola,  
25          cell phones.  Those kinds of companies.



1 Q. Do you have an understanding as to why so many  
2 different types of companies are members of JEDEC?

3 A. Well, the need and breadth of the development  
4 in standardization, all of these companies participate  
5 because standards provide good business for themselves  
6 and for their customers. The customers drive them into  
7 standards I'm sure perhaps probably more than  
8 themselves.

9 Q. In terms of worldwide sales, do you have an  
10 understanding of the approximate percentage of  
11 worldwide sales that are represented by the DRAM  
12 manufacturers that are members of JEDEC?

13 A. It's -- I'm sure it's in excess of 90 percent,  
14 perhaps in excess of 99. Almost all DRAM manufacturers  
15 in the world are members of JEDEC.

16 Q. Are JEDEC members all United States companies?

17 A. Oh, certainly not. You can see even from this  
18 page, they come from a wide range of companies -- a  
19 wide range of countries, as well. ALi, VIA are a  
20 Taiwanese company. You can see Elpida is -- Toshiba,  
21 Sanyo would be Japanese companies. Samsung, Hynix are  
22 Korean. Infineon, German. We have companies from  
23 around the world.

24 Q. How does a company become a member of JEDEC?

25 A. Companies become a member of JEDEC by paying

1       dues.

2           Q.   If I could direct your attention back to the  
3       first page of that document, the title reads Are  
4       Standards Worth the Effort?  Do you see that?

5           A.   Yes, I do.

6           Q.   And let me ask you, are standards worth the  
7       effort?

8           A.   Well, the question I was asking when I created  
9       this is to give some people something to think about,  
10       and yes, they certainly are worth the effort.

11          Q.   Why are they worth the effort?

12          A.   Well, standards actually provide a broad supply  
13       from many different -- a broad supply base, a broad  
14       customer base.  Standards provide a number of things,  
15       and I think there's even some details of my opinions  
16       about what makes them good inside this presentation.

17          Q.   If I could direct your attention to page 5 of  
18       CX-302, the page bearing the caption What Standards  
19       Mean.

20          A.   Okay.

21          Q.   Do you see that page?

22          A.   I have it, yes.

23          Q.   And if I could direct your attention to the  
24       first bullet, which reads, "To the End Users."

25                   Do you see that?

1           A. Yes, I do.

2           Q. Who are the end users referred to in this  
3 slide?

4           A. Well, the end users actually exist on a number  
5 of different levels. They exist from the mom and pop  
6 that go down to CompUSA or Sam's Club or wherever to  
7 buy their local computer, all the way up to the Fortune  
8 500 companies that also would buy -- in reference to  
9 memory, obviously they would buy memory from the  
10 suppliers themselves. So, a broad range, from big  
11 companies all the way down to individuals. That's what  
12 users are.

13          Q. What, if any, is the importance of standards to  
14 the end users?

15          A. Well, I show a list. The low price and broad  
16 supply, the uniform terms and definitions, consistent  
17 quality and reliability, common packaging. Essentially  
18 what they're asking for is they want interchangeability  
19 where they can get it from multiple places, get the  
20 same thing from multiple places. It gives them a great  
21 deal of advantage in the market.

22          Q. Now, if I could direct your attention to the  
23 second main bullet point towards the bottom of the  
24 page, it states, "To the Supplier."

25                   Do you see that?

1           A.  Yes.  Yes, I do.

2           Q.  Who are the suppliers that you're referring to  
3 on this slide?

4           A.  It -- when I originally created this slide, it  
5 was about the memory industry, and the suppliers  
6 themselves would be the primary memory suppliers, and  
7 that would be like Samsung, Micron, Infineon, Hynix,  
8 those types of companies.

9           Q.  There's a sub-bullet underneath that that  
10 reads, "Large demand, pre-sold customer base."

11           Do you see that?

12           A.  Yes, I do.

13           Q.  What did you mean when you included that in the  
14 slide?

15           A.  Well, the suppliers -- there's a great deal of  
16 investment, billions of dollars, that go into the  
17 creation of factories and designs that are necessary to  
18 produce DRAM, and the supplier gets a large demand,  
19 because working with the customer inside an area like  
20 JEDEC, because you're working together with your  
21 customers and with the supply base, and when everyone  
22 agrees, then they have essentially an automatic market,  
23 because they're working together -- on something  
24 together, and now they have basically a presold  
25 customer base just by complying and working with the

1 standard.

2 Q. If I could direct your attention to page 3 of  
3 CX-302, please. This is a page that bears the caption  
4 Challenges for Standards.

5 A. Yes, I see it.

6 Q. And if I could direct your attention to the  
7 first bullet point and sub-bullet point, "Everyone  
8 wants a competitive edge -- but the customers want  
9 standardization."

10 In that second line, customers, what were you  
11 referring to with the term "customers"?

12 A. Well, yes, I actually put this particular foil  
13 together for a presentation that I made at the Intel  
14 Developers Forum, and that was a memory presentation,  
15 and the customers that I was referring to in this case  
16 would be the major system houses, the OEMs, HP, IBM,  
17 Compaq, Dell, that kind of company.

18 Q. What types of products are produced by  
19 customers, as you were using the term in this slide?

20 A. Those customers would be the kinds of customers  
21 that would be the major manufacturers for PCs, perhaps  
22 other things, but certainly for personal computers,  
23 networks and servers, a lot of things that use DRAM.

24 Q. Why do the customers want standardization?

25 A. Well, they -- frankly, they like to have a

1 broad customer supply base so they can pit one supplier  
2 against the other and get the lowest possible price.  
3 They also like to make certain, besides price, control  
4 and price -- beside price leverage, they also have the  
5 capability that if one supplier disappears or whatever,  
6 they still have a continuous supply. So,  
7 standardization is something that they -- they -- going  
8 to basically demand. It's one of the things that all  
9 of these customers -- that customer base, the OEMs,  
10 have -- they insist upon.

11 Q. Let me direct your attention to the last line  
12 of that slide. This is still page 3 of CX-302.

13 A. Yes.

14 Q. The line reads, "Delay is not a viable market  
15 option."

16 Do you see that?

17 A. Yes, I do.

18 Q. What does that line mean?

19 A. This line is an indication that the customer  
20 base can -- wants continuous improvement, and they push  
21 for it, they demand it, and trying to sit around and  
22 wait for something to happen is not basically in their  
23 nature. So, the delay is not a viable market option.  
24 You can't really wait until after you develop something  
25 and then decide to standardize it. You have to move in

1 real time at the time that technology is being  
2 developed to create the standards.

3 Q. What happens if a standard is delayed?

4 A. Well, it depends on what scale. Customers  
5 would like to have it yesterday always, and suppliers  
6 would prefer to ship what they have today, but for some  
7 reasonable amount of time, as long as everybody  
8 continues to work, delay is still acceptable.

9 What I was trying to point out here is that  
10 there is an urgency in the development of standards,  
11 because if you delay and if you wait too long, then  
12 sooner or later someone else will replace and do the  
13 job for you.

14 Q. If I could direct your attention, please, to  
15 page 9.

16 A. Okay. Okay.

17 Q. It's a page bearing the caption Guiding  
18 Principles.

19 A. Yes, I have it.

20 Q. The first bullet point there reads, "Promotion  
21 of open standards."

22 Do you see that?

23 A. Yes, I do.

24 Q. What did you mean when you used the term "open  
25 standards" in this presentation?

1           A. Well, open standards inside of JEDEC  
2 essentially means that we want to set up a mechanism  
3 where everyone can participate that wants to, and in  
4 the end, the end product is then available to everybody  
5 in the world. So, open participation, open  
6 accessibility, if you will.

7           Q. Just to be clear, were you distinguishing  
8 between two different concepts there?

9           A. Yeah, actually, open standard is open in the  
10 development process and open in the final end product.  
11 So, it would be open from the standpoint of the  
12 creation of the standard, and then the final product  
13 needs to be available and usable by everybody who  
14 chooses to use it.

15          Q. Now, what, if any, is JEDEC's position with  
16 respect to open standards?

17          A. JEDEC insists upon open standards. That's the  
18 way we work actually. All JEDEC standards are  
19 available for free on the web.

20          Q. Why does JEDEC insist on open standards?

21          A. Well, the whole premise behind JEDEC is the  
22 concept of developing things that are good for the  
23 industry. It is the industry working together for the  
24 benefit of the industry and the end users, all of the  
25 people that would actually use the product, and there



1 wouldn't be any benefit from the JEDEC perspective to  
2 developing anything except open standards.

3 Q. If I could direct your attention to the last  
4 line on page 9 of CX-302, it reads, "Uphold the  
5 principles of Anti-trust."

6 A. Yes.

7 Q. Do you see that?

8 A. Yes, I do.

9 Q. What did you mean when you included that line  
10 on this slide?

11 A. When I included this line, what I intended to  
12 convey was that the principles of antitrust are such  
13 that every -- it's available to everyone, so we would  
14 eliminate discrimination. So, not only can everybody  
15 participate, everyone else does have access to the  
16 standards, so elimination of discrimination.

17 Q. By the way, Mr. Rhoden, I see the term "JEDEC"  
18 in the lower right-hand corner of this document.

19 A. Lower right-hand corner?

20 Q. Yes. Does that mean that the guiding  
21 principles listed here refer specifically to JEDEC?

22 A. Yes, it does. JEDEC is the -- this is the  
23 guiding principles for all of the JEDEC operation.

24 Q. Why is it a guiding principle of JEDEC to  
25 uphold the antitrust laws?

1           A. Well, first of all, it's a law, so that's  
2 probably first and foremost the reason we do it, but  
3 it's also the principles of antitrust to produce and  
4 create standards that are free of discrimination is  
5 important to the people that are involved, because  
6 otherwise, we could not achieve our first goal that you  
7 see there of open standards. We have to have free  
8 availability of the standards.

9           Q. Mr. Rhoden, if I could ask you to locate a  
10 document labeled CX-204.

1 actually has abstained as a perfectly viable place to  
 2 vote, and we encourage you to abstain if you do not  
 3 have any interest. That way we prevent the possibility  
 4 of passing irrelevant standards.

5 JUDGE McGUIRE: All right, thank you.

6 THE WITNESS: So, only people that are  
 7 interested vote.

8 JUDGE McGUIRE: Okay, thank you.

9 Mr. Oliver, you can proceed.

10 MR. OLIVER: Thank you, Your Honor.

11 BY MR. OLIVER:

12 Q. Dv9c2oden, in iI yrd: SoAnlocathavor.

3 documrevebearassint tBaths number CX-204 froeve r.

4 nk yobearsint ttiteopEIA Legal Guidesnor.

5 A. ?or.

6 12 Q204nor.

7 5 A. This is CX-204 orQ202? iI havQ202nor.

8 12 QIt's CX-204nor.

9 5 A. : O.RE: OkaiI haitnor.

20 12 QDod: Srecognizople thdocumrev?or.

21 5 A. YeskaiIdonor.

2 12 QWe this iv?or.

23 5 A. This is nt tEIA Local Guidesote, ait's EIA, or.  
 ForQt tRecordkainc.r.

2 4 Elerfroec Industrihs Associatioen, now nt t: iancvote.

25 12 QHow didd: Sobabstathis documrev?or.

1           A. This is a document that's available and  
2 produced for all people who were involved in EIA  
3 activities at the time, EIA and JEDEC both for that  
4 matter.

5           Q. Could I please direct your attention to page 5  
6 of CX-204, and in the upper --

7           A. Okay.

8           Q. -- in the upper left-hand corner, there's a  
9 part beginning Section C, Basic Rules for Conducting  
10 Programs.

11                   Do you see that?

12           A. Yes, I do.

13           Q. If I could begin to read a passage for you,  
14 "All EIA standardization programs shall be conducted in  
15 accordance with the following basic rules: 1, they  
16 should be carried on in good faith under policies and  
17 procedures which will assure fairness and unrestricted  
18 participation."

19                   Do you see that?

20           A. Yes, I do.

21           Q. Do you have an understanding of the term "good  
22 faith" as used in that passage?

23           A. Yes, I do. The term "good faith" as used in  
24 this passage is that the people that come -- are coming  
25 under the premise that they're going to work toward the

1 betterment of the industry and the betterment of the --  
2 work toward the benefit of the end user of the industry  
3 itself, and operating in good faith means that you  
4 would expect other people to do the same thing.

5 Q. Mr. Rhoden, if I could also direct your  
6 attention to number 5 under that heading. Again, this  
7 is still under the caption, "All EIA standardization  
8 programs shall be conducted in accordance with the  
9 following rules," and number 5, "They shall not be  
10 proposed for or indirectly result in effectuation of a  
11 price fixing arrangement, facilitating price uniformity  
12 or stabilization, restricting competition, giving a  
13 competitive advantage to any manufacturer, excluding  
14 competitors from the market, limiting or otherwise  
15 curtailing production, or reducing product variations  
16 except where required to meet one or more of the  
17 objectives set forth in section D of this Part II."

18 Do you see that?

19 A. Yes, I do.

20 Q. Do you have an understanding of that provision?

21 A. Yes, I do.

22 Q. What is your understanding of that provision?

23 A. We use these rules to make certain -- this is  
24 how we control the discussion topics. Nothing that's  
25 listed here is ever allowed as part of the discussion

1 inside of any JEDEC meeting, for instance, and this  
2 basically makes certain that we uphold the law here.

3 Q. Mr. Rhoden, what, if anything, did JEDEC do to  
4 implement its goal of developing open standards?

5 A. Well, in development of open standards, besides  
6 the policies that you see listed here, we wanted to  
7 make sure that -- to eliminate and make certain that  
8 everybody can be available, we had certain policies in  
9 place, and perhaps the most important is our patent  
10 policy, to make sure that we have standards that we  
11 produce that are open and available to everyone  
12 involved.

13 Q. What is the JEDEC patent policy?

14 A. The JEDEC patent policy is essentially if you  
15 have IP, IP that may relate to any of the discussions  
16 that are going on inside JEDEC, that you are required  
17 to disclose that IP to the people who are  
18 participating.

19 Q. Are there any other aspects to the patent  
20 policy?

21 A. The disclosure is one aspect of it, and after  
22 it's been disclosed, before additional discussion can  
23 take place on that particular topic, assurances from  
24 the IP holder have to come in a way that guarantees  
25 unfair discrimination for the users of that. So,

1       there's -- I think there's two basic. You either offer  
2       it for free to all of the people who are creating the  
3       standards or you offer it on usual and  
4       nondiscriminatory conditions for the industry.

5               MR. PERRY: Your Honor, can I just ask what  
6       time period we're talking about here?

7               JUDGE McGUIRE: Sir, can you answer that?

8               THE WITNESS: The time period?

9               JUDGE McGUIRE: Yes.

10              THE WITNESS: The time period, it has been the  
11       same for approximately the whole period of time I've  
12       been a part of JEDEC.

13              BY MR. OLIVER:

14              Q. Mr. Perry actually asked my next question,  
15       which is --

16              JUDGE McGUIRE: You're clairvoyant, Mr. Perry.

17              MR. PERRY: Thank you.

18              BY MR. OLIVER:

19              Q. If I could ask simply about the time period for  
20       a moment from late 1991 to 1996, and if the answer  
21       would differ for any subperiods, please let me know,  
22       but could you please describe the JEDEC patent policy  
23       specifically with respect to time period between late  
24       1991 and mid-1996?

25              A. Well, the JEDEC patent policy has been

1 basically the same throughout all of that. The only  
2 thing that actually changed, we did update some  
3 documents throughout that period of time, so some  
4 wording perhaps could change, but the requirement for  
5 disclosure has always been the same, and the disclosure  
6 requirement applies to the people who hold the IP.

7 It also applies to anyone who has knowledge of  
8 it. So -- and we have multiple examples of that inside  
9 of JEDEC, but these legal guidelines that you see here  
10 would be the ones that would have been in effect  
11 throughout that time period.

12 Q. Looking again at the time period from late 1991  
13 to mid-1996, what level of detail was required in a  
14 disclosure?

15 A. There are details. The level of disclosure,  
16 you had to disclose that you -- well, as I say, anyone  
17 who has knowledge of the IP is required to disclose it,  
18 whether it's the holder or someone else, but once  
19 that's been disclosed, before additional discussion can  
20 proceed on those topics, it's necessary that the holder  
21 of the IP provide assurances to the JEDEC committee  
22 that they would be willing to license on reasonable,  
23 nondiscriminatory or free.

24 Q. Mr. Rhoden, if I could ask you to locate a  
25 document bearing the Exhibit number CX-208 in front of



1 you. It should bear the --

2 A. 208?

3 Q. Yes, CX-208.

4 A. Okay.

5 Q. It should state JEDEC Publication, JEDEC Manual  
6 of Organization and Procedure.

7 A. I have it.

8 MR. OLIVER: Actually, Your Honor, a quick  
9 housekeeping matter. Before I proceed, at this time,  
10 could I offer into evidence CX-302?

11 JUDGE McGUIRE: Mr. Perry, any opposition to --  
12 you said CX, did you say?

13 MR. OLIVER: Yes, I offer into evidence CX-302.

14 MR. PERRY: No objection.

15 JUDGE McGUIRE: All right, if there is no  
16 objection, it shall be entered at this time.

17 Could I inquire, however, as to CX-1 and 2,  
18 have they not been entered or --

19 MR. OLIVER: I'm sorry, Your Honor?

20 JUDGE McGUIRE: This is CX-3?

21 MR. OLIVER: No, this is CX-302.

22 JUDGE McGUIRE: Oh, 302, I apologize.

23 MR. OLIVER: Yes.

24 JUDGE McGUIRE: Okay, right, offered and  
25 entered at this time.

1           (CX Exhibit Number 302 was admitted into  
2 evidence.)

3           MR. OLIVER: Your Honor, at this time I would  
4 also like to offer into evidence CX-204.

5           MR. PERRY: No objection.

6           JUDGE McGUIRE: If there is no objection, also  
7 entered.

8           (CX Exhibit Number 204 was admitted into  
9 evidence.)

10          BY MR. OLIVER:

11          Q. Mr. Rhoden, do you have in front of you a  
12 document bearing the exhibit number CX-208?

13          A. Yes, I do.

14          Q. Do you recognize this document?

15          A. Yes, I do.

16          Q. What is it?

17          A. This is the JEDEC Manual of Organization and  
18 Procedure. We refer to it as 21, JEDEC Publication 21.

19          Q. By the way, Mr. Rhoden, do you recall seeing  
20 this document while you were a participating member of  
21 the 42.3 subcommittee?

22          A. Oh, certainly. All of the people that are  
23 members of JEDEC would have access and would have seen  
24 this document.

1 what was nonresponsive and speculation in that last  
2 part after he answered that he had seen it.

3 JUDGE McGUIRE: Restate the whole question, if  
4 you could, Mr. Oliver, so I can hear again the answer.

5 BY MR. OLIVER:

6 Q. Yes, I asked whether you had seen this  
7 document, CX-208, while you were a participating member  
8 of the JC-42.3 subcommittee.

9 A. Yes, I saw it in two presentations at the  
10 subcommittee.

11 Q. Excuse me, you said that you saw it in --

12 A. I did see it while I was at JEDEC and  
13 through -- and in relation to JC-42.3, I saw this  
14 document, and this was updated in October 1993, so  
15 revisions were presented at the JC-42 subcommittee.

16 Q. How were revisions presented at the JC-42.3  
17 subcommittee?

18 A. These would have been presented at that time  
19 probably by Mr. Townsend or Mr. Gordon Kelley. Mr.  
20 Kelley was the editor, if you will, of this document,  
21 actually created it. So, one of the two of them,  
22 perhaps both of them, certainly talked about it.

23 Q. Who would -- excuse me, who was Mr. Gordon  
24 Kelley?

25 A. Gordon Kelley was the chairman of JC-42.3 at

1 that time. He was also in this same time frame, he --  
2 or sometime about this time, Mr. Kelley became part of  
3 the JEDEC Council, and I'm not actually clear what his  
4 position was, but he was the chairman of JC-42.3.

5 Q. Do you have an understanding of the purpose of  
6 CX-208?

7 A. Yes. This is the manual that is for all of the  
8 participants inside JEDEC to operate and for JEDEC  
9 committees to operate under.

10 Q. Did you ever hear Exhibit 208 referred to as a  
11 chairman's manual?

12 A. Never.

13 Q. If I could direct your attention to page 18,  
14 please.

15 A. Okay.

16 Q. And specifically, I'd like to direct your  
17 attention to the paragraph under Section 9, Legal  
18 Requirements, under that, 9.1, Legal Guides, and to the  
19 last sentence of that paragraph. It reads, "EIA Legal  
20 Counsel can advise the Council and committees from time  
21 to time concerning interpretation of legal guides."

22 Do you see that sentence?

23 A. Yes, I do.

24 Q. Now, in the 1993 to 1996 time frame, who was  
25 EIA legal counsel?

1 A. That would have been John Kelly.

2 Q. Is Mr. John Kelly still EIA's legal counsel  
3 today?

4 A. Yes, he is.

5 Q. Do you know if he holds any other positions  
6 today?

7 A. Yeah, Mr. Kelly is also president of JEDEC.

8 Q. Mr. Rhoden, if I could direct your attention to  
9 Section 9.3 at page 19. Under the caption 9.3,  
10 Reference to Patented Products in EIA Standards, I  
11 would like to direct your attention in particular to  
12 the second sentence of that paragraph. "While there is  
13 no restriction towards drafting a proposed standard and  
14 terms that include the use of a patented item," two  
15 asterisks, "if technical reasons justify the inclusion,  
16 committees should ensure that no program of  
17 standardization shall refer to a product on which there  
18 is a known patent unless all of the relevant technical  
19 information covered by the patent is known to the  
20 formulating committee, subcommittee or working group."

21 Do you see that?

22 A. Yes, I do.

23 Q. Do you have an understanding of the meaning of  
24 that sentence?

25 A. Yes, I do.

1           Q.  Could you please explain your understanding of  
2  the meaning of that sentence?

3           A.  Yes, this is -- this is what I said before,  
4  the -- no discussion will continue if a patent or any  
5  IP is disclosed inside the committee on work that's  
6  taking place in the committee until there have been  
7  assurances from the IP holder.

8           Q.  Okay.  After the term "patented item," there  
9  are two asterisks.

10          A.  Yes.

11          Q.  Do you have an understanding of what those  
12 asterisks refer to?

13          A.  Yes, that would refer to a footnote.

14          Q.  That would be the footnote at the bottom of the

1 to anything within the patent process, and the author  
2 of this particular version wanted to make certain that  
3 everyone knew and understood that there -- it applied  
4 to all aspects of patent, patent applications and what  
5 have you.

6 MR. PERRY: Your Honor, again, I'll move to  
7 strike his answer to the extent it refers to others'  
8 understandings and the purpose of the author, as  
9 opposed to his own understanding, which was the  
10 question.

11 JUDGE McGUIRE: Was that to your understanding  
12 or to all others' understanding?

13 THE WITNESS: It is my understanding and in  
14 direct communication with the people who wrote it.

15 JUDGE McGUIRE: Then sustained to that extent.

16 MR. PERRY: Thank you, Your Honor.

17 JUDGE McGUIRE: To the extent he just answered  
18 that question, it's in, and I am going to entertain it.  
19 I am going to entertain his answer as he just responded  
20 to that last question.

21 Are you unclear, Mr. Oliver?

22 MR. OLIVER: I am unclear.

23 JUDGE McGUIRE: All right, restate your answer  
24 so that everyone is clear as to what the answer is  
25 first.

1 THE WITNESS: Okay. Could you please reread  
2 the question, and I'll try my best to answer it  
3 directly?

4 JUDGE McGUIRE: Okay, court reporter, would you  
5 read it.

6 (The record was read as follows:)

7 "QUESTION: Do you have an understanding of the  
8 meaning of that footnote?

9 "ANSWER: Yes, I do.

10 "QUESTION: And what is your understanding?"

11 THE WITNESS: Okay, the understanding that I  
12 have for the footnote that is here is that this  
13 footnote was added to further emphasize for anyone  
14 reading the document and to myself the word "patent"  
15 has always applied to all things within the patent  
16 process inside of JEDEC, and that's the explanation  
17 that has always been given by myself inside of JEDEC  
18 committees, and the footnote was added to add -- make  
19 sure that everyone understood that the word "patent"  
20 involved everything within the patent process.

21 BY MR. OLIVER:

22 Q. What do you mean by "everything in the patent  
23 process"?

24 A. Essentially, if -- everything in the patent  
25 process is -- if you -- the best way to answer it is if





1 term "the obligation of all participants"?

2 A. The obligation of all participants is  
3 essentially what we just talked about. It is the  
4 requirement that you are obligated to disclose -- you  
5 have an obligation to disclose everything that is in  
6 the patent process. It must be disclosed.

7 Q. Did everybody at JC-42.3 subcommittee meetings  
8 make proposals for standards?

9 A. Not everyone makes proposals, no, not even  
10 today.

11 Q. The term "the obligation of all participants,"  
12 did that refer only to people making presentations, or  
13 did that refer to a larger group?

14 MR. PERRY: Objection to the extent you're  
15 asking for beyond his understanding.

16 JUDGE McGUIRE: That's inferred in that  
17 question. He's asking his understanding. So,  
18 overruled.

19 THE WITNESS: It has always been my  
20 understanding that the rule has applied to every  
21 participant. It says every participant, is referred to  
22 as every participant, and we -- the chairman and all  
23 the people that produced this and all of the committees  
24 always say every participant.

25 BY MR. OLIVER:

1           Q. I'm trying to clarify for the record the  
2 definition, if you will, of the term "participant."  
3 Did that refer just to people making presentations or  
4 did that refer to some other group?

5           A. In -- the clarification of the term "every  
6 participant," it's everyone who is a member either in  
7 attendance or not in attendance, a guest, a -- whoever  
8 is either in the room at the time discussions are held  
9 or has access to any of the JEDEC information outside  
10 of the meetings themselves.

11          Q. And if I could direct your attention to the  
12 term "pending patents" in the phrase that we just read,  
13 between October 1993 and mid-1996, did you have an  
14 understanding of the term "pending patents" --

15          A. Yes, I did.

16          Q. -- as it's used in this section?

17          A. Yes.

18          Q. What was your understanding of the term  
19 "pending patents" at that time?

20          A. Once again, it's anything that's in the process  
21 of -- of a patent, from disclosure all the way through  
22 to the actual obtaining a patent. It's not pending  
23 once it's been granted, so anything up to that process  
24 regarding the invention itself.

25          Q. When you refer to "disclosure," what were you

1 referring to?

2 A. The -- what I'm referring to is the requirement  
3 of the participants inside JEDEC to make known to the  
4 standards formulating committee their knowledge of  
5 intellectual property.

6 Q. Are you familiar with the term "patent  
7 application"?

8 A. Yes, I am.

9 Q. Would patent applications be included in your  
10 understanding of the term "pending patents"?

11 A. Yes, it would.

12 Q. If I could direct your attention to the phrase  
13 "might be involved" in the passage that I just read the  
14 part of the passage, "that might be involved in the  
15 work they are undertaking."

16 Do you see that?

17 A. Yes, I do.

18 Q. Between October 1993 and mid-1996, did you have  
19 an understanding of the term "might be involved" as it  
20 was used in that passage?

21 A. Yes, I did.

22 Q. What was your understanding?

23 A. My understanding has always been for this  
24 particular passage that it -- if the intellectual  
25 property has any relevance to the work that's going on,

1       it might be involved -- we're not asking the people  
2       that are disclosing to actually try to do a  
3       determination of whether it applies or doesn't apply.  
4       We're saying if it's related, in the same general area,  
5       then you must disclose it. You are obligated to  
6       disclose it.

7           Q. The passage that I read for you begins, "The  
8       Chairperson of any JEDEC committee, subcommittee or  
9       working group must call to the attention of all those  
10      present."

11           Do you see that?

12           A. Yes, I do.

13           Q. In your experience attending JC-42.3  
14      subcommittee meetings, did committee chairmen, in fact,  
15      call attention to the obligation of all participants at  
16      the meetings?

17           A. Yes, numerous times, often times many times per  
18      day. At all meetings, there was discussion about this  
19      type of activity, all that I can remember.

20           Q. Mr. Rhoden -- excuse me, Your Honor.

21           (Brief pause.)

22           MR. OLIVER: I'm sorry, Your Honor, I'm  
23      experiencing some throat difficulties.

24           JUDGE MCGUIRE: Taufteour exmes

1           Q. Mr. Rhoden, if I could direct your attention to  
2 page 29 of CX-208, please. This is a page that bears  
3 the caption Appendix F, and titled at the top, F1,  
4 Patent Policy Application Guidelines.

5           Do you see that page?

6           A. Yes.

7           Q. If I could direct your attention to the third  
8 bullet point, please, which reads, "By its terms, the  
9 EIA Patent Policy applies with equal force to  
10 situations involving: 1, the discovery of patents that  
11 may be required for use of a standard subsequent to its  
12 adoption."

13           Do you see that?

14           A. Yes.

15           Q. Between October 1993 and mid-1996, did you have  
16 an understanding of the meaning of that passage?

17           A. Yes.

18           Q. And what was your understanding at that time?

19           A. The EIA patent policy has applied to patents  
20 even after the fact, those granted after the issuance  
21 of a standard. So, the policy applied directly -- the  
22 discovery of that IP information has always applied,  
23 before and after.

24           Q. Now, focusing again on the time period from  
25 late 1991 to mid-1996 -- and again, if your answer

1 differs for any subperiod during that time, please let  
2 me know.

3 A. Okay.

4 Q. During that time period, what steps, if any,  
5 did JEDEC take to inform members of the patent  
6 disclosure policy?

7 A. At every JEDEC meeting, every committee  
8 meeting, there would be review of the JEDEC patent  
9 policy. In every subcommittee, there would be a review  
10 of every -- of the JEDEC patent policy, such that every  
11 participant that was at all of these meetings could be  
12 made aware.

13 There were documents that were made available,  
14 the standards, the Manual of Organization and  
15 Procedures, that informed everybody about the patent  
16 policy. And in addition, the sign-in log, the sign-in  
17 sheet that everyone signs at every meeting when they  
18 come in to a particular meeting also reiterates that  
19 policy on the sign-in sheet itself.

20 Q. Let's take those one at a time, if we could,  
21 please.

22 I believe you mentioned presentations.

23 A. Excuse me?

24 Q. I believe that you mentioned presentations.

25 A. Yes.

1           Q. At the JC-42.3 subcommittee, again, looking at  
2 the time between late 1991 and mid-1996, who generally  
3 made those presentations?

4           A. Generally, during that period of time, it would  
5 have been Mr. Jim Townsend who would have made those  
6 presentations. He made presentations about the patent  
7 policy. He also distributed copies of it, as well as  
8 his notes about patents that he had been made aware of  
9 through the course of the work inside JEDEC. He called  
10 that his patent tracking list, which was a collection  
11 of IP that had been disclosed, applications, patents  
12 and things that -- perhaps IP that did not yet have any  
13 kind of number or whatever. All that was disclosed,  
14 and he called that the patent tracking list. That's  
15 what he called it.

16          Q. Who is Mr. Jim Townsend?

17          A. Well, Mr. Jim Townsend -- it's the late Mr.  
18 Townsend now -- he was a long-term participant of  
19 JC-42, actually one of the original members of JC-42.3,  
20 and he was chairman of a number of past groups, a  
21 number of committees and had -- and when Jim finally  
22 passed away, he was the chairman of the JC-42  
23 committee.

24               MR. OLIVER: Excuse me, Your Honor, actually,  
25 before we move on, at this time, could I offer into



1 evidence CX-208?

2 JUDGE McGUIRE: Okay, Mr. Perry, any

3 opposition?

1           A. This is meeting minutes from a JC-42.3 RAM  
2 committee meeting from September of 1992.

3           Q. What are meeting minutes from the 42.3  
4 subcommittee?

5           A. Meeting minutes are copies of the highlights  
6 that take place in a committee meeting and the relevant  
7 actions that were taken. It's sort of where we keep  
8 the record of the decision-making process that takes  
9 place inside of JEDEC.

10          Q. Who prepares these minutes?

11          A. This would be a staff member from JEDEC, in  
12 this case it would have been Mr. Ken McGhee,  
13 M-C-G-H-E-E.

14          Q. Mr. Rhoden, if I could ask you just to flip  
15 through the first few pages of these meeting minutes,  
16 you'll see that pages 1 through 12 appear to be  
17 consecutive, if you will, then starting at page 13,  
18 there's an Attachment A, and the documents beginning at  
19 page 13 and going thereafter appear to be somewhat  
20 different.

21                 Could you please explain the -- I guess could  
22 you please explain first what pages 1 through 12  
23 consist of?

24          A. Yes, pages 1 through 12 are the -- is basically  
25 a chronological reference of what was taking place in

1 the meeting, and by reference, it will then refer to  
2 the rest of what's attached, which would be attachments  
3 of presentations that were made at the meeting. This  
4 is just a document of the highlights that took place in  
5 the meeting.

6 Q. When you said "this" in that last answer, you  
7 are referring to the 12 pages?

8 A. I'm sorry, pages 1 through 12 of the document  
9 would be the key decision points, motions and votes and  
10 the references to presentations would be documented in  
11 these things we call minutes.

12 Q. I note there are quite a few additional pages,  
13 appears to go to page 171. What do pages 13 through  
14 171 consist of?

15 A. Yeah, pages 13 through 171 are copies of  
16 presentations that were made at the JEDEC meeting, at  
17 this particular JEDEC meeting, and they are referenced  
18 through the order presented in the previous 12 pages.

19 Q. Who prepared the various documents appearing  
20 between pages 13 and 171?

21 A. The preparation of the documents was handled by  
22 many companies, the many member companies that were  
23 involved. So, it's whoever was making a presentation  
24 would have been the preparer or their company or  
25 somebody else associated with them would have been the

1 preparer.

2 A JEDEC staff person takes care of the first 12  
3 pages. The rest of these are pages that were created  
4 by member companies.

5 Q. So, in other words, each company making a  
6 presentation prepares its own attachment for their  
7 presentation?

8 A. That is correct.

9 Q. Is there always an attachment for a  
10 presentation?

11 A. Not necessarily. Almost always I would say.  
12 There have been times when people stand up and make --  
13 have verbal discussions, and sometimes those  
14 unfortunately do not get reported.

15 Q. Okay. If I could direct your attention,  
16 please, to page 3 of CX-42 --

17 A. Okay.

18 Q. -- and specifically to item number 4. It  
19 reads, "Patent Issues. Chairman Townsend reported on  
20 the EIA patent policies and showed the patent tracking  
21 list (See Attachment A)."

22 Do you see that?

23 A. Yes, I do.

24 Q. Does this reflect Mr. Townsend's presentation  
25 of the patent disclosure policy that you described a

1 few moments ago?

2 A. Yes, this would have been one of Mr. Townsend's  
3 presentations about the JEDEC patent policy and his  
4 patent tracking list that he always made at the  
5 meetings.

6 Q. How often did Mr. Townsend give this or similar  
7 presentations?

8 A. He made this at virtually every meeting,  
9 certainly every meeting that I -- that I can recall.

10 Q. How frequently, if at all, do you recall  
11 sitting through Mr. Townsend's presentations?

12 A. Frequently, not -- perhaps not every time, but  
13 certainly many times.

14 Q. What do you recall Mr. Townsend saying in these  
15 presentations?

16 A. Mr. Townsend would reiterate the JEDEC patent  
17 policy. He would show examples, and by example with  
18 his patent tracking list, he would show a  
19 representation of the patent policy at work, if you  
20 will, to demonstrate to everyone that was there -- new,  
21 old or otherwise, whether somebody was first attending,  
22 people that had been there for a long time or  
23 otherwise -- just so that everybody in the room became  
24 completely aware of it.

25 Q. Do you recall whether Mr. Townsend ever made

1 any specific references to patent applications?

2 A. Yes, he did.

3 Q. Do you recall --

4 A. Yes, I do recall, and yes, he did make  
5 reference. I do recall that.

6 Q. Do you recall what Mr. Townsend said about  
7 patent applications?

8 A. Well, as I said, anything within the patent  
9 process is how it was explained, how I used to explain  
10 it, including everything involved in the creation of  
11 IP. Essentially, if you believe you have ownership for  
12 it, that's how he determined it. That's my  
13 understanding.

14 MR. PERRY: Your Honor, what I heard is that he  
15 switched to what he always explained in his answer, and  
16 I would move to strike that, and I think the question  
17 was about what he heard from Mr. Townsend.

18 JUDGE McGUIRE: I think his answer otherwise  
19 speaks for itself, Mr. Perry.

20 MR. PERRY: All right, thank you.

21 JUDGE McGUIRE: Overruled.

22 BY MR. OLIVER:

23 Q. Mr. Rhoden, just to be clear, I believe in your  
24 previous answer you explained the role of patent  
25 applications, if you will, in the patent process.

1       What, if anything, did Mr. Townsend say with respect to  
2       disclosure relating to patent applications?

3           A.   Mr. Townsend would always make reference that  
4       disclosure was required of patent applications.

5           Q.   Mr. Rhoden, let's talk a little bit more about  
6       the patent tracking list that I believe you referred  
7       to, if I could direct your attention to CX-42,  
8       Attachment A, page 13.

9           A.   Okay.

10          Q.   Do you recognize what appears as Attachment A  
11       on page 13?

12          A.   Yes, I do.

13          Q.   What is that document?

14          A.   This would have been Mr. Townsend's  
15       presentation of the patent -- the patent policy and his  
16       patent tracking list.

17          Q.   When you say "this" would have been his  
18       presentation, could you please identify which specific  
19       pages you're referring to?

20          A.   Okay, let me see the -- starting with page 13  
21       and continuing through page 17, so it looks like  
22       CX-42-13 through CX-42-17 would have been presentations  
23       and detailed discussion by Mr. Townsend about patents,  
24       patent policy, patent tracking list.

25          Q.   Could I direct your attention, please, to page

1 16.

2 A. Page 16? Okay.

3 Q. It bears the caption Patent Issues to Track.

4 A. Yes.

5 Q. Do you see that page?

6 A. Yes, I do.

7 Q. All right. Do you recognize that document?

8 A. Yes, I do.

9 Q. What is it?

10 A. This was Mr. Townsend's personal notes about  
11 issues that had been -- he had become aware of through  
12 the disclosure about various IP relating to the work  
13 going on inside JEDEC.

14 Q. What, if anything, did Mr. Townsend do with  
15 this document?

16 A. He presented it and used it as an example for  
17 how the patent policy was at work, and he kept this  
18 list to distribute to everyone, to make companies aware  
19 of it and make new members aware that this was the  
20 policy, this was the policy at work.

21 Q. If I could direct your attention to the  
22 left-hand column that reads Patent Number, do you see  
23 that?

24 A. Yes, I do.

25 Q. And underneath that is the item 3,771,145. Do



1 you see that?

2 A. Yes.

3 Q. Do you have an understanding of what that  
4 number refers to?

5 A. Yes, this would -- this is actually a patent  
6 number for an issued patent.

7 Q. If I could direct your attention two lines  
8 further down on that same column, it reads "pending,"  
9 and reading across that line, it reads, "pending,  
10 Fujitsu, VSMP, Fujitsu, 42.3."

11 Do you see that line?

12 A. Yes, I do.

13 Q. What does the word "pending" refer to in that  
14 line?

15 A. "Pending" refers to a pending patent  
16 application that had been disclosed. In this case, the  
17 holder was Fujitsu, and the disclosure was also  
18 Fujitsu.

19 Q. Now, is it your understanding that the document  
20 entitled Patent Issues to Track appearing at pages 16  
21 and 17 of CX-42 lists all patents and applications that  
22 were disclosed during the 42.3 subcommittee up until  
23 this time?

24 A. I do not have that understanding. This, again,  
25 was Mr. Townsend's personal list, and I'm not sure that

1 everything was included in it.

2 Q. If I could direct your attention back to page  
3 13 of CX-42.

4 A. Okay.

5 Q. A document that bears the title Toshiba  
6 American Electronic Corporation, and there's an  
7 address, phone number, fax number and appears to be a  
8 list of recipients.

9 Do you see that document?

10 A. Yes, I do.

11 Q. Can you please explain what this document is?

12 A. This first page was a fax list. Mr. Townsend  
13 prior to meetings would also send this patent tracking  
14 and patent policy issue, send out by fax to all of the  
15 people on the list that you see here.

16 Q. And do you have an understanding as to why Mr.  
17 Townsend sent this out to the people on the list?

18 A. I received this particular one, and yes, I  
19 received many other copies prior to being at meetings.

20 Q. Do you have an understanding of why Mr.  
21 Townsend sent this document out to the people on this  
22 list?

23 A. The -- Mr. Townsend wanted to make certain that  
24 all of the people who had any kind of leadership role  
25 inside of JEDEC had copies of it for themselves and for

1 their committees to distribute.

2 Q. If I could direct your attention to the  
3 beginning of the first paragraph of the text, it reads,  
4 "Please refer to the existing rules of the EIA  
5 governing patentable matters, which follow."

6 Do you see that?

7 A. Yes, I do see that.

8 Q. Do you have an understanding of the term  
9 "patentable matters"?

10 A. Yes, I do.

11 Q. What is your understanding?

12 A. As I said, anything that would be in the patent  
13 process. Essentially if you believe that you have  
14 ownership of a particular topic or a particular item,  
15 then that is what he's referring to. Patentable,  
16 whether a patent had actually been applied or not.

17 MR. OLIVER: Well, I'll try to do it in logical  
18 order this time, if I could now at this time offer into  
19 evidence CX-42.

20 JUDGE McGUIRE: Mr. Perry?

21 MR. PERRY: No objection.

22 JUDGE McGUIRE: So entered.

23 (CX Exhibit Number 42 was admitted into  
24 evidence.)ted into

icJUDGE McGUIRE: So enjT\*fm\*( 16 wh tsring to. Patenta

1 Q. Mr. Rhoden, are you familiar with a so-called  
2 new member orientation at JEDEC?

3 A. Yes, I am.

4 Q. What does that refer to?

5 A. The new member orientation -- excuse me a  
6 moment.

7 The new member orientation inside -- in JEDEC  
8 was -- there were a number of things, one of which was  
9 a lunch that we would have at each of the JEDEC  
10 meetings, and it still continues even today, for new  
11 participants that attend JEDEC meetings, and they have  
12 the opportunity then to at this lunch participate in  
13 the lunch with other senior people within JEDEC, people  
14 who have been attending, perhaps chairmen, perhaps just  
15 long-term members, where they can ask whatever  
16 questions that they would like to ask about JEDEC.

17 And there was also an orientation about other  
18 activities to try to help people learn the function of  
19 the committees themselves, presentations, how you make  
20 presentations, the format of them, that sort of thing.

21 Q. Let me be clear about the time period.

22 Focusing on the time period between late 1991 and  
23 mid-1996, did JEDEC conduct new member orientations  
24 during that time period?

25 A. Yes, Mr. Townsend was -- this was one of his

1 passions, if you will. The passion for the patent  
2 policy and the passion for helping new members. Since  
3 he was one of the original members of the JC-42  
4 committee, he had an in-depth knowledge of the need to  
5 help new people coming in understand how and what was  
6 taking place. So, yes, this activity took place at I  
7 think almost every meeting.

8 Q. And was this activity conducted at the JC-42.3  
9 subcommittee level?

10 A. Yes. Actually, it was conducted throughout  
11 the -- it would be a particular day or a particular day  
12 through the week, and as part of his patent tracking  
13 policy, often he would make other presentations to try  
14 to help people come up to speed and then offer the  
15 lunch and things afterwards to anybody who wished to  
16 have additional information.

17 Q. You referred to events during the week. Could  
18 you explain what you meant by that, please?

19 A. Oh, of course. The JC-42 committee, as I  
20 mentioned, is made up of multiple point committees, and  
21 the meetings would occur sequentially such that we all  
22 had the opportunity to attend each of the committee  
23 meetings. And so the events that I'm talking about are  
24 particular committee meetings. Some may take a whole  
25 day, some may not, and they would be sequentially

1 organized, much the same way -- we still do it pretty  
2 much the same way today.

3 Q. Just to be clear, you are referring to the  
4 meeting of the 42.1 subcommittee would occur, followed  
5 by the meeting of the 42.2 subcommittee?

6 A. It's not necessarily in order, 42.1, .2, .3,  
7 but certainly there would be a relationship of  
8 certainly the meeting of point committees. There would  
9 be a meeting of JC-42.3, that would some block of time.  
10 The meeting of JC-42.1 would be some other block of  
11 time. And all of these would be -- the reference that  
12 I'm using as these events would be committee meetings  
13 that would take place during the course of the time  
14 that we met for a few days or for a week.

15 Q. By the way, was there much common membership  
16 among the various pointed subcommittees within JC-42?

17 A. Quite a bit. I would not say 100 percent.  
18 That's one of the reasons that we made certain that we  
19 repeated the patent tracking throughout each of the  
20 subcommittees to make certain that everybody hadh of the

1           Q. Just to clarify for the record now, would it --  
2 would it be logical to assume, then, that many  
3 companies or many individuals attending the 42.3  
4 subcommittee might actually be in attendance at other  
5 42 committee meetings for the course of a week or so?

6           A. Yes, that is correct. Many members still do  
7 attend every single point committee or at least the  
8 vast majority of them.

9           Q. How many 42 committee meetings are there per  
10 year?

11          A. Well, there are four regular meetings, once a  
12 quarter, and depending upon the workload for the  
13 committee, the amount of work that we have to do, we  
14 often times hold special committee meetings in between  
15 meetings, and so somewhere between four and eight. In  
16 times of high activity, we will have eight meetings per  
17 year and almost always have five. Four is a pretty  
18 rare occurrence.

19          Q. Was that also the case between late 1991 and  
20 mid-1996?

21          A. Yes, there were a lot of meetings during that  
22 period of time.

23          Q. By the way, looking again at late 1991 through  
24 mid-1996, approximately how many members were there in  
25 the 42.3 subcommittee?

1           A. The number of members, probably on the order --  
2 when we talk about members, there are member companies.  
3 Many companies would send multiple people, so in a  
4 typical room would be, say, 50, 60, 70 people or so,  
5 but the number of member companies present would  
6 usually be somewhere around 40 or 50, something like  
7 that.

8           Q. Please correct me if I'm wrong, but would it be  
9 fair to assume from what you've just said that there  
10 might be 60 or 70 individuals attending meetings up to  
11 a week per time four to five times per year?

12          A. Yes, that is correct.

13          Q. Coming back now to the new member orientations,  
14 did you ever participate in any new member  
15 orientations?

16          A. Yes, on many occasions I did.

17          Q. And what was your role?

18          A. My role as a long-term member and sometimes  
19 chairman was to participate and help the new members in  
20 their understanding of what took place inside JEDEC.

21          Q. What, if any, discussion of patent issues took  
22 place at the new member orientations?

23          A. The patent issues would be reviewed to see if  
24 anyone had any questions, but by that time usually  
25 everyone had heard the patent presentation by Mr.



1 Townsend, perhaps numerous times. So, it would -- it  
2 occurred occasionally, but not often, with new members;  
3 only if they had any kind of questions, obviously.

4 Q. Mr. Rhoden, if I could ask you to find CX-306  
5 in the pile in front of you, I believe it should be in  
6 the small pile. It should be a JEDEC sign-in sheet.

7 A. Okay, I've found it. I'm sorry.

8 Q. That's quite all right.

9 A. I'm trying to keep this straight, but it's a  
10 pretty big stack of papers. I'm sorry.

11 Q. This is a document that bears a number of seals  
12 across the top and underneath that reads Meeting  
13 Attendance Roster.

14 Do you see that?

15 A. Yes, I do.

16 Q. Do you recognize this document?

17 A. Yes.

18 Q. What is it?

19 A. This is a sign-in sheet, and you can see the  
20 JEDEC logo or the old logo at least in the upper  
21 left-hand corner and the EIA logo in the middle of the  
22 page. This is a sign-in sheet that we would use at  
23 every meeting. People would sign in here, and this  
24 would be transferred to the head of the minutes, would  
25 be from a sheet like this.

1 Q. Between late 1991 and mid-1996, do you recall  
2 signing a sheet similar to this?

3 A. Yes, every attendant would have signed  
4 something like this.

5 Q. Just to be certain I understand, I believe you  
6 said that the names are transferred from this sheet to  
7 the minutes. Is that correct?

8 A. Oh, yes. Actually, the people sign in, and  
9 then such that they are more legible, they are  
10 transferred from or -- transferred from this sheet then  
11 to the printed document, and you see at the head of all  
12 of the meeting minutes, the names that appear at the  
13 head of the meeting minutes would necessarily have  
14 signed a sheet just like this to be transferred to that  
15 point.

16 Q. Let me direct your attention to the first page  
17 of this document, please, and specifically to the  
18 caption underneath the box reading Committee  
19 Identification and Meeting Location but just above the  
20 columns where it says, Name (Please Print).

21 In that box it reads, "To all Participants:  
22 Subjects improper for consideration under the EIA Legal  
23 Guides shall not be discussed at this meeting or  
24 elsewhere, see Part 1, General Guides (reverse side).  
25 See Special Guides in Parts II and III for engineering

1 standardization and marketing date programs,  
 2 respectively."

3 Then it continues, "Subjects involving  
 4 patentable or patented items shall conform to EIA  
 5 policy (reverse side). Consult the EIA General Counsel  
 6 about any doubtful question."

16 comp any claimed ownership, something that they claimed  
 176 could be patentable, the thing that references the  
 184 patentable technology that you see here, so that was

214 patentable or patented items shall conform to EIA  
 225 policy."

23 F or The Record Inc.  
 Dido you have an understanding of what that  
 24 constitutes mean at the EIA General Counsel's (in). Oh, certainly.

1 the obligation to disclose. The patent policy is very  
2 important to the operation of JEDEC, and so it's  
3 repeated as many places as essentially we could put it,  
4 here, the sign-in sheet, it's referred to in the  
5 meetings, put on all the documents.

6 Q. And then the final part that I read, "Consult  
7 the EIA General Counsel about any doubtful question,"  
8 again, between late 1991 and mid-1996, would that  
9 reference also have been to Mr. John Kelly?

10 A. Yes, that would be to Mr. John Kelly during  
11 that period of time.

12 Q. Mr. Rhoden -- actually, strike that, please.

13 Your Honor, at this time I would like to offer  
14 into evidence CX-306.

15 JUDGE McGUIRE: Mr. Perry?

16 MR. PERRY: No objection.

17 JUDGE McGUIRE: So entered.

18 (CX Exhibit Number 306 was admitted into  
19 evidence.)

20 BY MR. OLIVER:

21 Q. Mr. Rhoden, if I could ask you to locate JX-54  
22 in front of you, it should be the EIA Style Manual.

23 A. Okay.

24 MR. OLIVER: Your Honor, could I request --

25 THE WITNESS: I'm sorry, I'm having trouble

1 finding it.

2 MR. OLIVER: Could I request that one of our  
3 attorneys help Mr. Rhoden find the document?

4 JUDGE McGUIRE: Yes, that would be fine. Go  
5 ahead and approach.

6 MR. OLIVER: May I approach, Your Honor?

7 JUDGE McGUIRE: Go ahead.

8 MR. OLIVER: I apologize, Your Honor, if we  
9 could have just a moment to locate that document.

10 MR. STONE: Your Honor, is it a problem if  
11 while this is going on if I just leave and --

12 JUDGE McGUIRE: Oh, go ahead. Is this a good  
13 time to take a 10 or 15-minute break at this time?

14 MR. OLIVER: That would be fine, Your Honor.

15 JUDGE McGUIRE: Let's take a break. We will be  
16 back here at quarter until 12:00. We are in recess.

17 (A brief recess was taken.)

18 JUDGE McGUIRE: This hearing is back in order,  
19 and you may continue at this time, Mr. Oliver.

20 MR. OLIVER: Thank you, Your Honor.

21 BY MR. OLIVER:

22 Q. Mr. Rhoden, do you now have in front of you a  
23 document marked as JX-0054?

24 A. Yes, I do.

25 Q. It should bear a caption EIA Engineering

1 Publication, Style Manual.

2 A. Yes.

3 Q. Do you recognize this document?

4 A. Yes, I do.

5 Q. What is this document?

6 A. This is the style manual for publications  
7 created inside of EIA, EIA and also JEDEC, even though  
8 at this time EIA/JEDEC -- JEDEC was a part of EIA  
9 officially.

10 Q. How did you become familiar with this document?

11 A. This document is -- was provided to all the  
12 people that were part of any of the JEDEC committees,  
13 and I assume also for TIA and EIA, but I have no  
14 knowledge about that.

15 Q. Now, if I could direct your attention, please,  
16 to page 9 of JX-54. Towards the bottom of that page,  
17 there's a caption that reads 3.4, Patented Items or  
18 Processes.

19 Do you see that?

20 A. Yes, I do see it.

21 Q. If I could read a couple of sentences there for  
22 you. "Avoid requirements in EIA standards that call  
23 for the exclusive use of a patented item or process.  
24 No program standardization shall refer to a patented  
25 item or process unless all of the technical information

1 covered by the patent is known to the formulating  
2 committee or working group."

3 Do you see that?

4 A. Yes, I do.

5 Q. Between late 1991 and mid-1996, did you have an  
6 understanding of that passage?

7 A. Yes, I did.

8 Q. What did you understand the term "no program  
9 standardization shall refer to a patented item" to  
10 mean?

11 A. As I referred before, the concept is -- of the  
12 policy is that once disclosure has been made of any IP,  
13 it is a requirement that discussion about that topic  
14 cease until the guideline as you see written here is  
15 actually met.

16 In other words, the holder of the IP provided  
17 the information, the technical information, and  
18 necessarily the letter stating their willingness to  
19 comply with the policy.

20 Q. If I could continue reading that passage, it  
21 continues, "and the committee chairman has received a  
22 written expression from the patent holder that one of  
23 the following conditions prevails: 1, a license shall  
24 be made available without charge to applicants desiring  
25 to utilize the patent for the purpose of implementing

1 the standard, or 2, a license shall be made available  
2 to applicants under reasonable terms and conditions  
3 that are demonstrably free of any unfair  
4 discrimination."

5 Do you see that?

6 A. Yes, I do.

7 Q. Again, between late 1991 and mid-1996, did you  
8 have an understanding of that passage?

9 A. Yes, I did.

10 Q. What was your understanding at that time of the  
11 term "unfair discrimination"?

12 A. Well, essentially unfair discrimination would  
13 refer to -- it -- perhaps it's better if I state it in  
14 this way: It is a requirement that all people be able  
15 to use the standards as they're created, and so unfair  
16 discrimination would be if people were prohibited for  
17 whatever reason from actually using or implementing a  
18 standard that was created, so that's why this was a  
19 requirement at that time.

20 Q. Between late 1991 and mid-1996, under what  
21 circumstances, if any, would JEDEC members have  
22 included a technology for standardization if they  
23 understood in advance that the technology would not  
24 have been offered to everyone on a non-discriminatory  
25 basis?



1           A. There is no case --

2           MR. PERRY: Excuse me, Your Honor, I would like  
3 to object. I think that was calling -- lacks  
4 foundation and calls for speculation unless we're  
5 talking about his own understanding.

6           JUDGE McGUIRE: Overruled.

7           Sir, if you have any answer to that question,  
8 you may go ahead and answer.

9           THE WITNESS: Yes, there is no case where the  
10 patent process would have been included in a  
11 standardization process if it was known and if the IP  
12 holder was not willing to provide it on free or  
13 nondiscriminatory terms. That would not happen.

1           JUDGE McGUIRE:  What is JX-28 that we're  
2 referring to now?

3           MR. OLIVER:  JX-28 is a set of the minutes from  
4 the December 1995 meeting of the JC-42 --

5           JUDGE McGUIRE:  As opposed to what we talked  
6 about earlier between the parties as being a joint  
7 exhibit, is that -- I just want to be sure there's no  
8 confusion here.

9           MR. OLIVER:  This is one of the joint exhibits  
10 that we have identified as JX --

11          JUDGE McGUIRE:  Okay, but it hasn't been  
12 offered up until this point, is that correct, because I  
13 know we had the agreement, and that agreement has been  
14 vacated as of this morning, so I just want to be clear  
15 so we know where we're headed.

16          MR. PERRY:  This is a separamor)his is a sepoof, You  
15 so we21now wheit\*( there. ) thiltim a ly withgrey o

1 actually the practical requirements of remarking  
2 everything means that we're ever going to have any more  
3 JX, just because the courtroom is full of RX and CX.

4 JUDGE McGUIRE: Okay, I understand.

5 (Discussion off the record.)

6 JUDGE McGUIRE: Okay, can we comment on that?  
7 Have these been offered and entered through this point  
8 either through agreement of the parties that is not  
9 included in the April 29th agreement, but was there an  
10 earlier agreement through the parties that these should  
11 be entered into evidence?

12 MR. PERRY: There was an earlier agreement that  
13 there would be no objection made if they were offered.  
14 I don't believe we discussed that they would all come  
15 in at once.

16 JUDGE McGUIRE: Right, and I am not asking they  
17 all come in at once, but I guess at some point, then,  
18 if you are going to have this offered, then it needs to  
19 be offered, right, and then there will be no  
20 opposition, I assume.

21 MR. PERRY: Correct.

22 JUDGE McGUIRE: Because this is not -- as of  
23 this time, it hasn't been offered. You may have an  
24 understanding, but it hasn't been offered.

25 MR. OLIVER: Okay.

1 JUDGE McGUIRE: Okay?

2 MR. OLIVER: Yes, thank you, Your Honor.

3 With that in mind, at this time, we would like  
4 to offer JX-54 for admission into evidence, please.

5 JUDGE McGUIRE: Mr. Perry, any objection?

6 MR. PERRY: No objection.

7 JUDGE McGUIRE: If not, so entered.

8 (JX Exhibit Number 54 was admitted into  
9 evidence.)

10 BY MR. OLIVER:

11 Q. Mr. Rhoden, do you have JX-28 in front of you  
12 now?

13 A. Yes, I do.

14 Q. Do you recognize this document?

15 A. Yes, I do.

16 Q. What is it?

17 A. This document is JC-42.3 DRAM committee meeting  
18 minutes from December 1995.

19 Q. If I could direct your attention to page 49 of  
20 JX-28.

21 A. Okay.

22 MR. OLIVER: Excuse me one moment, Your Honor,  
23 please.

24 (Brief pause.)

25 BY MR. OLIVER:

1 Q. My apologies, Mr. Rhoden, if I could actually  
2 ask you to set that document aside.

3 A. Okay.

4 Q. And instead, if you could please locate JX-59.

5 A. Okay.

6 Q. This should be a small document bearing a JEDEC  
7 caption at the top and seals at the top.

8 A. JX-59?

9 Q. Yes.

10 A. Okay, I have it.

11 Q. Okay, JX-59 is a document, it says JEDEC Solid  
12 State Products Engineering Council at the top with  
13 seals on the left and right-hand side.

14 Do you see that?

15 A. On the right-hand side? Yes.

16 Q. The seals on both the left and right-hand side  
17 of the caption?

18 A. Yes, I do.

19 Q. And then a few line downs, it says, "Committee  
20 ballot, JC-42.3-92-85, item number 376.3."

21 Do you see that?

22 A. Yes, I see that.

23 MR. PERRY: Your Honor, I didn't seem to get  
24 that, if I could just look at it or get another copy.

25 MR. STONE: I have it, Mr. Perry.

1 MR. PERRY: I have got it. Thank you.

2 JUDGE McGUIRE: Go ahead.

3 BY MR. OLIVER:

4 Q. Mr. Rhoden, do you recognize JX-59?

5 A. Yes, I do.

6 Q. What is it?

7 A. This is a committee ballot from the committee.

8 Q. What was the use of committee ballots?

9 A. This is -- when we would be heading down the  
10 process of making decisions inside of JEDEC, this would  
11 be one of the steps that would be involved in that  
12 process. We would issue a committee ballot.

13 Q. If I could direct your attention to page 2,  
14 please.

15 A. Page 2, okay.

16 Q. And if you see, starting about a quarter way  
17 down the page, there are some blank lines to the  
18 left-hand side with writing to the right. Do you see  
19 that?

20 A. Yes, I do.

21 Q. And about five lines down, there's a blank  
22 line, and next to that it reads, "If anyone receiving  
23 this ballot is aware of patents involving this ballot,  
24 please alert the Committee accordingly during your  
25 voting response."

1           Do you see that?

2           A. Yes, I do.

3           Q. Do you recall seeing language of that sort on  
4 ballots between late 1991 and mid-1996?

5           A. To my knowledge, I think I've seen this on  
6 every ballot that I've ever looked at.

7           Q. Between 1991 and 1996, did you have an  
8 understanding of the language that I just read?

9           A. Yes, I do.

10          Q. And again, based on your understanding between  
11 1991 and 1996, what was your understanding of the  
12 language that I just read?

13          A. This is the reiteration of the JEDEC patent  
14 policy requiring disclosure of any IP relating to work  
15 going on in reference to this particular matter.

16          Q. Between 1991 and 1996, was it your  
17 understanding that this marked the point in time at  
18 which an IP holder was required to disclose?

19          A. No, it was not. My understanding always was as  
20 early as possible. That's the way it has always been  
21 stated and the way we have always used it. You are  
22 required as soon as -- as soon as you have knowledge of  
23 a discussion taking place, a presentation, discussion,  
24 ballot, whatever, as soon as you become aware that a  
25 topic is being discussed for which you know that there

1 is IP, you are obligated to disclose.

2 JUDGE McGUIRE: Can we ask -- let me interject  
3 just for my edification here. When you're talking  
4 about any IP, just for the context of your testimony,  
5 what are you talking about?

6 THE WITNESS: When I'm talking about IP, Your  
7 Honor, I'm talking about anything for which a patent  
8 could be applied, is applied, is granted, anything  
9 within the realm of the patent process as we've  
10 referred to it many times. Our process has always used  
11 the term "patent" to apply to the patent process, if  
12 you will.

13 JUDGE McGUIRE: Okay.

14 MR. OLIVER: Your Honor, at this time I would  
15 like to offer into evidence JX-59.

16 MR. PERRY: No objection.

17 JUDGE McGUIRE: So entered.

18 (JX Exhibit Number 59 was admitted into  
19 evidence.)

20 BY MR. OLIVER:

21 Q. Mr. Rhoden, I'd like to shift gears somewhat  
22 now and focus on the work of the JC-42.3 subcommittee  
23 during the early 1990s.

24 Could you explain in very general terms what  
25 standardization work the JC-42.3 subcommittee was doing



1 in the early 1990s?

2 A. Well, a number of things, but perhaps one of  
3 the most significant things that we were involved in at  
4 the time was the development of the standard for what  
5 is now known in the industry as Synchronous DRAM.

6 Q. Why was the JC-42.3 subcommittee working on a  
7 standard for Synchronous DRAM?

8 A. Well, as I stated before, the user community

1           A. Well, yes. Perhaps it would be helpful if we  
2 used -- I think there are some demonstratives that also  
3 reference this, basically the inside cells of the  
4 memories themselves.

5           Q. Okay.

6           MR. PERRY: Your Honor, I am going to let Mr.  
7 Detre sit in my spot while we deal with this, pursuant  
8 to what Mr. Stone was talking about the other day.

9           JUDGE McGUIRE: That's fine.

10          MR. DETRE: Thank you.

11          BY MR. OLIVER:

12          Q. Mr. Rhoden, what does this first demonstrative  
13 show?

14          A. I'll try my best not to put anybody to sleep.  
15 I know engineers have a tendency to do that.

16                 The -- this is the fundamental cell, and by  
17 cell, it's sort of the lowest level piece of a DRAM, a

1 transfers that voltage that is on that capacitor,  
2 either high or low, to the vertical line that you see,  
3 which is called the bit line, sometimes called column,  
4 sometimes called bit line, and that is the fundamental  
5 operation of a memory cell.

6 Now, if you go to the next demonstrative, not  
7 to give you a headache, but what you see is this is --  
8 it's an X/Y array. By X/Y, I mean it's a  
9 two-dimensional array, where the horizontal lines are  
10 those same row lines that you saw in the previous  
11 demonstrative, and the vertical lines are the column  
12 lines or the bit lines that you saw in the previous,  
13 and in every location.

14 Now, you can think about this in terms of a  
15 device that has a million storage elements, there would  
16 be a million of these cells. Obviously we don't have  
17 room for a million on the display.

18 Q. Focusing on the time period of the early 1990s  
19 just very, very roughly now, what magnitude of the  
20 number of cells would have been contained in memory at  
21 that time?

22 A. Along back in the 1990s, we were working on --  
23 in and about that time, relative, about 16 million --  
24 16 megabits, which is -- a megabit is a -- it's a power  
25 of two, so it's not quite a thousand. It's 1024. So,

1 it's a little bit more than 16 million bits of  
2 information would be the level that we would be working  
3 at at that time.

4 Q. Would that mean roughly 16 million cells in  
5 a -- in memory?

6 A. Yes, it would.

7 Q. Mr. Rhoden, how does -- how does a system get  
8 information into and out of the memory cells?

9 A. Well, the -- you have the cell array here, and  
10 then this must be connected to the outside world in  
11 some way, and if you go to the next demonstrative, we  
12 can show a little bit about -- this is a representation  
13 of that same array. The X/Y dimension's still the  
14 same, the same row lines and the same bit lines or  
15 column lines, as they're called in the array.

16 Now, connected to that, we have to apply some  
17 address, and there's two types of address. Since we  
18 have a two-dimensional array, we have something that we  
19 need to apply that would be the row address and  
20 something that we apply that would be the column  
21 address, and you can see that connected to the outside  
22 world that we saw before, we have the address lines,  
23 and those address lines inside the device are  
24 translated into a row address location and also a  
25 column address location, and each of those is

1 independently captured, if you will, by a strobe line.

2           So, there would be a strobe line, we refer to  
3 it as, row address, strobe, clock, whatever you like,  
4 that would capture the row address, at which time the  
5 address information could change to a different  
6 address, and then there would be another line that  
7 would be a column address strobe or column clock as is  
8 often the case, and that would be used then to capture  
9 the information into the column address.

10           So, the row line would then highlight  
11 something -- and I can show you the operation here.  
12 What has to happen is when the row address comes in, it  
13 will highlight a row line or word line, and remember,  
14 this is going parallel across that array, so you have a  
15 parallel array of all of these transistor cells, if you  
16 remember the first cell that we looked at. Those are  
17 then -- information is placed out on the bit lines,  
18 column lines, and those are captured in the sense  
19 amplifier.

20           Now, the sense amplifier, the name that you see  
21 there, the terminology, is sensing the voltage. So,  
22 you're trying to sense whether there was a high voltage  
23 or a low voltage for each of those column locations.

24           And then finally, if you are trying to access  
25 this information, you provide the row address, as you

1 see highlighted there. Then the column address will  
2 transfer everything in that row down to the sense  
3 amplifiers. The next operation would be the column  
4 address that would come in and pinpoint a particular  
5 location in the sense amplifiers, and you would enable  
6 that, and that would become the definition of the X/Y  
7 physical location for a given location in memory.

8 And then on a read, this would then be  
9 broadcast out the device in the sense of data out. So,  
10 what I've just walked you through here is a simplified  
11 description of the read operation of a memory array.

12 You have the array, the row address, column  
13 address, sense amplifiers and then data that goes out.

14 Q. Okay, thank you.

15 A. I hope I didn't put anybody to sleep.

16 MR. OLIVER: Your Honor, at any point during  
17 this discussion, I invite you to ask any questions that  
18 you --

19 JUDGE McGUIRE: Sure, I won't hesitate. I will  
20 do that.

21 THE WITNESS: Okay.

22 BY MR. OLIVER:

23 Q. Is it possible to back up the slides and run  
24 through that one more time, please? We are going to  
25 try to go through this one step at a time, if you could

1 bring up the next slide. Then I believe the next slide  
2 after this, there's a horizontal red line that  
3 appeared.

4 Again, what does that red line refer to?

5 A. The red line would refer to -- the row address  
6 would have been captured at that point in time, and the  
7 row address, once it is captured, it would apply an  
8 enable voltage, if you will, on the row line that we  
9 saw for the cells that connected horizontally across  
10 there, and that would enable all of the transistors  
11 that would transfer the bit information in the cell out  
12 to the bit line or column line.

13 Q. Okay. Then the next demonstrative, I believe,  
14 showed some green lines that were between the  
15 horizontal red line and the sense amplifier.

16 A. Yes.

17 Q. Could you please explain what's represented by  
18 those green lines?

19 A. Yes, this would be the transfer of this  
20 information. Once a row line has been enabled, then  
21 the transferred information would occur onto the bit  
22 lines, and those bit lines then would be transferred  
23 into the sense amplifiers, and it would sense the  
24 voltage and make the decision whether to capture a zero  
25 or one, because high voltage and low voltage, you

1 designate a one or a zero.

2 Q. By the way, are you familiar with the term  
3 "RAS," R-A-S?

4 A. Yes, I am.

5 Q. What is RAS?

6 A. RAS is the row address strobe. It would be --  
7 it's often been referred to as the row clock. It would  
8 be the signal that would actually capture the row  
9 address into this row address element that you see at  
10 the side of the array, the left-hand side of the array.

11 Q. Okay. Now, once the data is on the sense  
12 amplifiers, what happens next?

13 A. Well, once you have data on the sense  
14 amplifiers, it's necessary to select which of this  
15 parallel large block of data that you're trying to  
16 capture, either to write it or to read it, either one,  
17 and you highlight that by applying a column address,  
18 and a column address then highlights, as you see in the  
19 demonstrative here, the particular locations -- the  
20 particular sense amplifier, that's what they're called,  
21 that would pick a particular bit.

22 We have an X/Y array, and we pick a row of  
23 them, which is a horizontal series of them, and from  
24 that we pick a particular one. That's the basic  
25 operation.



1 Q. It's a bit difficult to see from here, but it  
2 looks as though there's a red line between the column  
3 address block and the sense amplifier block?

4 A. Yes.

5 Q. What does that red line depict?

6 A. The column address would be a column address  
7 decoder, if you will. It would be an address that  
8 would be applied that would select a particular line.

9 Q. And I also see a red circle on the sense  
10 amplifier. What does that represent?

11 A. That means that that particular sense amplifier  
12 has been enabled to connect that sense amplifier to the  
13 data output lines of the device.

14 Q. Okay. What is the next step in a read  
15 operation?

16 A. In the read operation that's shown here, the  
17 next step would be that data is connected to the data  
18 output lines, and the data then goes out of the device.  
19 The only difference between a read and a write is  
20 exactly the same operation, except the data goes in the  
21 opposite direction.

22 Q. I'll follow up on that in just a moment.

23 A. Okay.

24 Q. First, you say the data goes out. Where does  
25 the data go to?

1           A. The data would go then out onto the memory bus,  
2 the interconnection, if you will, between the device  
3 itself and the memory controller.

4           Q. Can you explain in a little bit more general  
5 term what a write operation is?

6           A. A write operation -- remember, I explained DRAM  
7 itself is just a scratchpad. It's a place where you  
8 are going to store information, and then you are going  
9 to later go back and retrieve it, and the write  
10 operation is the operation that actually takes  
11 information from within usually the CPU, but it could  
12 originate anywhere, it could be -- it's information  
13 that's in the computer that you wish to store for later  
14 use.

15           So, you take that operation, you do -- follow  
16 much the same process that we just described, and the  
17 data comes into the DRAM device and is stored in a  
18 memory cell.

19           Q. And in general terms, what is a read operation?

20           A. And a read operation is the reverse of that,  
21 which would be the retrieval of that same information  
22 that you previously stored.

23           Q. Mr. Rhoden, are you familiar with the concept  
24 of asynchronous memory?

25           A. Yes, I'm familiar with the term.

1           Q. What is your understanding of asynchronous  
2 memory?

3           A. Well, asynchronous memory is a term that has  
4 been used to describe memory organized much the same  
5 that you see right here where the information about row  
6 address, column address, they're actually clocked in  
7 with a row clock and a column clock that we call RAS  
8 and CAS, but those blocks are not continuous free  
9 running. By that I mean they do not continue in a  
10 periodic fashion. These would be applied only when  
11 necessary or when required.

12          Q. Mr. Rhoden, you actually referred to the term  
13 "CAS." What does that mean?

14          A. CAS is the partner, if you will, to what we  
15 previously described as RAS, and that would be the  
16 column address strobe, also known as column clock  
17 sometimes. The column address strobe is that control  
18 information that provides the captured -- the request  
19 to capture the column address into the column address  
20 location that you see on the drawing here.

21          Q. Just to further clarify RAS and CAS, when, if  
22 at all, in this diagram would the row access strobe be  
23 involved?

24          A. The row access strobe would be involved in the  
25 row address.

1           Q. In other words, at the time the row address is  
2 sent to the memory?

3           A. That is correct.

4           Q. And when, if at all, would the column access  
5 strobe be involved?

6           A. It would be involved at the column address,  
7 which would be the column address strobe, the column  
8 address at the bottom of the page there.

9           Q. By the way, these demonstratives have depicted  
10 identification of a row address followed by  
11 identification of a column address. Did it ever happen  
12 the other way around? Did it ever start with the  
13 column?

14          A. Well, I'm sure it has happened for some  
15 engineers, but that's not the normal operation of the  
16 device. That would be a mistake, I'm afraid. You have  
17 to enable the row before you can actually access the  
18 column address itself.

19          Q. Could one assume from that that the row access  
20 strobe would fire before the column access strobe?

21          A. Yes, in normal operation of the device, that's  
22 correct.

23          Q. Mr. Rhoden, you've described asynchronous  
24 memory. Are you familiar with the concept of  
25 Synchronous DRAM?

1           A.  Yes, I am.

2           Q.  What does Synchronous DRAM mean to you?

3           A.  Synchronous DRAM actually brings an additional  
4 signal onto the device to actually gate information.  
5 It is merely a clock to break up the access into  
6 periodic time elements.  By that I mean small sections  
7 of time.  I think we may have a demonstrative even of  
8 that.

9           MR. DETRE:  Your Honor, for clarification,  
10 perhaps when we're talking about Synchronous DRAM we  
11 could just clarify whether we're talking about  
12 Synchronous DRAM as developed at JEDEC or the general  
13 category of Synchronous DRAM.

14          JUDGE MCGUIRE:  Can you answer that, Mr.  
15 Rhoden?

16          THE WITNESS:  Well, as I explained, the term  
17 that's used in the industry that we call asynchronous  
18 just applies to this block that you see here.  The row  
19 and the column are both clock, and so in a sense, they  
20 are -- by technical definition, they are synchronous  
21 devices.

22          However, we have used the term when you apply a  
23 continuous free running clock into a device, that also  
24 in the terms of the JEDEC definition is when we have  
25 called it synchronous, SDRAM.

1           JUDGE McGUIRE: Does that clarify it for you,  
2 Mr. Detre?

3           MR. DETRE: Partially, Your Honor. I mean, I  
4 think as you heard yesterday, there is something that  
5 was developed in JEDEC called an SDRAM, which stands  
6 for Synchronous DRAM and refers to a specific device,  
7 and then there's the general concept of synchronicity  
8 of DRAMs.

9           JUDGE McGUIRE: So, what's your question now?  
10 Are you asking him if he's talking about only that that  
11 applied to the JEDEC, or in general?

12          MR. DETRE: That's the question, and I'm not  
13 sure that Mr. Rhoden made that clear.

14          JUDGE McGUIRE: Can you answer that in a very  
15 cogent style?

16          THE WITNESS: Well, I'll try.

17          As I said, in textbook definition, all of these  
18 memories that we're talking about are synchronous;  
19 however, when we talk about applying a single  
20 continuous free running clock, we are talking about the  
21 JEDEC definition of an SDRAM, okay?

22          JUDGE McGUIRE: That's fine.

23          Go ahead, Mr. Oliver.

24          BY MR. OLIVER:

25          Q. Mr. Rhoden, you referred to a clock. Are you

1 familiar with the term "system clock"?

2 A. Yes, I am.

3 Q. What does a system clock refer to?

4 A. A system clock is typically the clock found on  
5 the motherboard that all elements of the computer would  
6 operate within. So, they would be timed from the  
7 system clock, whether it be the DRAM, the micro -- the  
8 memory controller, the CPU, they all have some basis in  
9 the fundamental system clock.

10 Q. Do all operations occur at the same time?

11 A. Certainly not. There is a -- in the DRAM, we  
12 just talked about a sequence, and so there are a  
13 sequence of operations that occur at -- in periods of  
14 time, sequentially, some things in parallel, but most  
15 operations occur in some sense of sequential operation.

16 Q. Can you explain how a write operation  
17 transpires in connection with a system clock?

18 A. Yes, I -- that's the -- the write operation --  
19 perhaps there's a demonstrative that might help us  
20 here.

21 We have in this particular picture, kind of to  
22 refresh what we had before -- in a way we're all like  
23 DRAMs, because we all need to be refreshed a little  
24 bit -- so the refresh is the same clock lines, control  
25 lines, address lines and a representation of some data

1 lines here between a memory controller and a single  
2 device, and we use this for demonstrative.

3 This is the same memory bus that we showed  
4 before connecting the memory controller and that memory  
5 module that we used earlier, okay? And under the pin  
6 names and definitions, you see exactly what we're --  
7 the clock and CAS -- excuse me, chip select, RAS, CAS  
8 and finally write enable.

9 Q. Mr. Rhoden, would it be fair to say that this  
10 document is somewhat simplified for the audience?

11 A. This diagram has been extremely simplified to  
12 try to make it easily understandable for an audience  
13 such as this.

14 Q. Do you think the demonstrative is helpful to  
15 explain the basic concepts?

16 A. I think it is, yes.

17 Q. Could you use this demonstrative to explain how  
18 the write operation occurs with a system clock?

19 A. Yes, the write operation would -- let me first  
20 give you an explanation, and then I think we have some  
21 animation that will show it.

22 First what would happen is we get the row  
23 address, followed by a column address with data, and  
24 that's how the write operation would occur. Would you  
25 like to see a demonstration of that or is that -- is



1 that sufficient?

2 Q. One second, please.

3 A. Okay.

4 Q. I'm sorry, Mr. Rhoden, could you please explain  
5 how the write operation works?

6 A. Okay, the write operation itself would be --  
7 some information would go across for the RAS line --  
8 okay, here's a demonstration of exactly how a write  
9 operation would occur in the industry standard SDRAM.

10 Coincident with the clock, you see signals that  
11 are the chip select and the RAS line from the control  
12 signals on the left, in the BL. In addition to that  
13 you see in the red, which are the address lines  
14 remember, the address, which it would be -- say that  
15 that is the row address. So, row address corresponds  
16 to the chip select and RAS, and if we -- I think this  
17 will animate so we can show that we are first sending  
18 this across, and you will see that we have a burst  
19 length of four.

20 And followed by the RAS -- so, now the SDRAM  
21 has captured information from the row address, and a  
22 couple of clock periods later or so, we would get  
23 information that would come coincident with the column  
24 address, and if you could stop that for a moment, as  
25 soon as it gets here -- right there.

1           Now you see that the control lines are slightly  
2 different than before. You see, once again, the chip  
3 select, and this time it's not the RAS line, but it is  
4 the CAS line that's asserted, and also the write  
5 enable, to say that this is the column address, and  
6 it's also a write. So, the column address along with  
7 the write. I have the column information that's  
8 accompanied with this. I have -- also, in this case I  
9 have the data that's coming across on the data line.  
10 Since it is a write, I'm sending data to the SDRAM  
11 rather than retrieving it from.

12           And you can continue this, and you'll see what  
13 happens, it goes ahead, and now this is data that goes  
14 into the SDRAM that would subsequently be stored into  
15 the cell.

16           Now, because this is a burst length of  
17 four -- if you will stop it for a moment -- this also  
18 indicates a burst. You will see this is SDR write,  
19 burst length of four underneath the subheading  
20 underneath Synchronous DRAM. SDR write, burst length  
21 of four, also has a continuous burst of data that's  
22 followed, which would be four groups or four columns of  
23 data that would come coincident with a single address.

24           And so if you run that, you can see, you had  
25 the first one that has already gone, you have the

1 second one, and each one of these would correspond to a  
2 clock edge that comes into the device, and you see now  
3 the third, and ultimately you'll see the fourth as  
4 well.

5 And this has been slowed down by about a  
6 billion to one, so you get some concept of how fast  
7 this is happening.

8 JUDGE McGUIRE: Thank you for that, how fast it  
9 happens.

10 THE WITNESS: Okay.

11 BY MR. OLIVER:

12 Q. Mr. Rhoden, you just covered an awful lot in  
13 that description.

14 A. I'm sorry.

15 Q. It's very helpful, but you did cover an awful  
16 lot. Could you perhaps break it down piece by piece?

17 First, once again, the blue line that we see at  
18 the top is the clock line. Is that right?

19 A. That is the clock line, yes.

20 Q. Okay. Now, we've seen a square figure moving  
21 from left to right across that blue line.

22 A. Yes.

23 Q. What does that refer to?

24 A. The square figure moving from left to right is  
25 just a -- it's a pictorial representation that the

1 clock is actually traveling in that direction.

2 Q. Are you familiar with the term "edge" of a  
3 clock?

4 A. Yes, and this is -- as you see here, this is an  
5 edge. As a matter of fact, this is what we call the  
6 rising edge. The rising edge would be the one where it  
7 transitions up, versus the falling edge where it  
8 transitions down.

9 Q. When you say transitions up, transitions from  
10 what up to what?

11 A. Oh, okay. In all of the signals that operate  
12 within the computer, the typical interface is between  
13 voltages, and so in the clock line here, this would be  
14 from a low level voltage to a higher level voltage,  
15 perhaps near zero, perhaps near three volts. The  
16 actual voltage is not important. It's from a low level  
17 voltage to a higher level voltage is how we describe  
18 the transition. So, if I'm transitioning from a low  
19 voltage to a high voltage on a particular signal,  
20 that's how I determine the rising edge, and the edge is  
21 when that condition occurs, but once it's high, it's  
22 stable, and once it's low, it's also stable, but at the  
23 transition, the transitions are the ones that are  
24 important to us.

25 Q. Now, you also referred to an SDR. What does

1 that mean?

2 A. SDR is just an industry acronym that we use for  
3 single data rate. So, the clock is actually going to  
4 have a piece of data for every clock period. So, it's  
5 a single rate as it refers to the clock period itself.

6 Q. Now, I believe you said that all operations  
7 take place in time with an edge of the clock. Is that  
8 correct?

9 A. That is correct.

10 Q. Now, in SDR, do operations take place in  
11 conjunction with the rising edge or the falling edge or  
12 both?

13 A. In SDR, the operations take place in terms of  
14 the rising edge of the clock.

15 MR. OLIVER: I propose to run the demonstrative  
16 one more time. Do you have any other questions you'd  
17 like to ask before we do that?

18 JUDGE McGUIRE: No, you're doing fine on that  
19 point, so no, but go ahead and run it again.

20 BY MR. OLIVER:

21 Q. Okay, if we could perhaps run the demonstrative  
22 one more time, and again, if you could explain what is  
23 happening as we see it.

24 A. Okay, you can see the row address along with  
25 the rising edge of the clock and the row address

1       strobe. There's a time period later, some time period  
2       that you will apply the column address, and the time  
3       period later in this particular representation appears  
4       two clock cycles later.

5               And along with that, you see the rising edge  
6       and the column address, and the column address comes  
7       coincident with the data also for the first piece of  
8       data. And then on every subsequent rising edge for a  
9       burst length of four, you see data that continues  
10      across the device, from the controller into the DRAM  
11      itself.

12             Q. And that's what we see here as the rising edge?

13             A. And that's what you see. You're seeing write  
14      data transition from the memory controller into the  
15      SDRAM itself.

16             Q. And that was just defined by --

17             A. And I think you will have one more. So, this  
18      should be the fourth piece of data in burst that goes  
19      across. Now, in a real time system -- viewing this,  
20      you have to, in order to be able to see it, you have to  
21      capture it such that you can view it after the fact,  
22      because this is happening literally billions of times,  
23      very quickly.

24             Q. Now, you've also referred to burst length.

25             A. Yes.

1 Q. Could you explain again, please, what that  
2 means?

3 A. Yes. Actually, the burst length itself -- you  
4ctua

5 T thrighthe burst lengtw Coulsayat tha, the burst lengtu  
6 h itse,at th's how many blocks of data come connectedtu  
7 one wingt, tho, tr associatedtwingta giveainddresYes.Intu  
8 ,fs cleaseih's foures.Sose,elsaw fourtuaquentialtu  
9 blocks of data trmeaition intot, thdevice.tu

10 1 Q.Aret, tret,ypicalvalues forthe burst lengthaintu  
1 1 JEDEC-compliantjSDRAMns?

12 3 A. Y,thaiSDRAM,t, tre's f -well,t, reeat thaaret?  
1 3 commonly usedtandt, tretaretsome o, trsat thaaret?  
1 4ctavailable as-well,tbuha, th, reeat thaaretcommonly usedt?  
15 w Coulbe ahe burst lengtof twose, ich - yow Coulhavet?  
16 two blocks of data t thago alongtwingta particulart?

18 andtalso eight, eight w Coulbe juursmoretof thelsame.u

20 3 columainddresYesu

2 1 Q.Okayse,e'vetlookedtahaa write operation Q. Coulu

1 the read operation is the same in terms of the address  
2 and control, with the single difference being that  
3 we're performing a read instead of a write, and so we  
4 won't indicate that by the write line, and that's  
5 appropriate.

6           Would you like to play it so you can see it at  
7 this time?

8           Q. Yes, please.

9           A. Okay, you see here the read is the same -- the  
10 row address part is exactly the same, followed by some  
11 period of time later, and I'll ask you to stop it when  
12 the column address shows up here in a moment. And in  
13 the read operation, what's different is the control  
14 information -- if you'll stop that for a moment. You  
15 see here that we have that same chip select, we have  
16 that same CAS, the same column select line, the same  
17 rising clock and the same column address.

18           There's two things that are different here  
19 compared to the read -- excuse me, compared to the  
20 write. The read is different. And first of all,  
21 you'll see the final control signal that's listed here,  
22 which is the write enable signal, is not asserted, and  
23 since it's not asserted -- if it's asserted one way,  
24 it's a write. If it's asserted the other way, it's a  
25 read. So, in some senses, people call this the



1 read/write line. We just call it the write enable  
2 line, but there's a long history for why you select  
3 particular signals.

4 But what's different in addition to that,  
5 there's also no data, because remember, we're trying to  
6 read data, so the memory controller does not have  
7 knowledge of what data it wants. It is making a  
8 request now of the SDRAM. So, if you'll continue this,  
9 you can see -- but before you continue it, let me draw  
10 your attention, up underneath Synchronous DRAM, you see  
11 an SDR - read, burst length of four, same as before,  
12 and you see the terminology that says CAS latency of  
13 two, and CAS latency of two is an indication of when  
14 the data will become available at the output end.

15 So, CAS latency of two will say how long do we  
16 wait after we send the command before we can expect to  
17 start seeing data on the bus, okay? So, if you  
18 continue it, you will be able to see that. So, now,  
19 the request has gone into the SDRAM, and so I'm going  
20 to wait a couple of clocks later before I can expect  
21 that I will see data coming back to the memory  
22 controller, and you'll see, as this edge arrives, you  
23 see data coming back, and if you stop it there, you  
24 will see that the data is back right as the clock is  
25 arriving, the point being that's your two clock

1 periods.

2           Now, if you continue, you'll see the same thing  
3 you saw before, except the data now is going in the  
4 opposite direction. For the write, it goes from the

1 perhaps you could just identify for us the beginning of  
2 the first, the second, the third clock cycles, et  
3 cetera.

4 A. Okay. So, you see here, this is the first  
5 clock cycle, and we now have a clock that's low, and so  
6 we're now in the middle of the cycle as the clock is  
7 transitioning to low, and now we will have the  
8 beginning of the next clock period, so we have a full  
9 clock period that's transitioned at this time. And we  
10 are going to see one more clock period where transition  
11 is low and then back to high --

12 Q. And then we have number three here?

13 A. Only two, two so far.

14 Q. Would this be the third -- the beginning of the  
15 third clock cycle?

16 A. This would be the beginning of the third clock  
17 cycle, that's correct. And then this would be the  
18 beginning of the fourth that you're seeing here in a  
19 moment. And at the beginning of the fifth is when you  
20 would expect to see information out on the bus that  
21 comes back. So, that's at the beginning of the fifth  
22 is when it is broadcast on.

23 Now, obviously these lines are moving in real  
24 time, and the illustration is set up so you can see the  
25 direction of flow. You cannot see this operation with

1 the naked eye. You need some kind of demonstrative or  
2 some kind of tool to help you see this, but this is  
3 exactly what's happening inside all of these computers  
4 right now.

5 Q. Now, could you please explain CAS latency one  
6 more time in the context of this moving animation?

7 A. Yes, and CAS latency is that period of time  
8 from when the column address arrives at the SDRAM and  
9 when the data shows up. It's a relative number that  
10 says if it's two, then there's basically two periods of  
11 clock before the data becomes available. If it's  
12 three, then there would be three periods of clock. And  
13 period, remember, is a rising and a falling, so you get  
14 both. So, CAS latency two or CAS latency three would  
15 appear -- would represent full clock cycle differences,  
16 okay?

17 Q. In other words, an example such as this with  
18 CAS latency two --

19 A. Yes.

20 Q. -- if the column address information was sent  
21 at the beginning of the third clock cycle, then the  
22 data would arrive back at the beginning of the fifth  
23 clock cycle. Is that right?

24 A. That's the general way to look at it, yes.

25 Q. Perhaps we could run this one more time, and

1 then if you could perhaps explain that latency period  
2 as it transpires.

3 A. Okay, so we see the row address, followed --  
4 now, this one also shows, it's a couple of clock cycles  
5 later, where it went between the row address and the  
6 column address, but that has no relationship to CAS  
7 latency. CAS latency is strictly the relationship  
8 between the column address and the data, not the  
9 relationship between the row and column address.

10 So, from this period of time, you can count two  
11 clock cycles until you can expect to see data back at  
12 the controller itself. And so you see a full period go  
13 to the device, and in the -- toward the middle of the  
14 cycle is where the data comes out and actually arrives  
15 at the controller at the time that you see the  
16 information being -- the clock transition there. So,  
17 that is a two clock period transition.

18 And after that, the data arrives every clock  
19 cycle, once per clock cycle for a single data rate.  
20 That's a term I'm sure you'll use a lot.

21 Q. I believe that we also have a demonstrative  
22 that would show a CAS latency three.

23 A. Okay. Now, this is the same type of thing, and  
24 you'll notice that the first part of this is going to  
25 be exactly the same. So, if we run this demonstrative,

1 you will see that row address goes in the same time  
2 frame that it went before, and then column address is  
3 going to go in the same time frame that you saw before.  
4 Okay, go ahead and run it.

5 So, row address transitions on a clock edge,  
6 and in our representation, a couple of clock cycles  
7 later is when the column address -- this is pretty  
8 typical for a system. Now, the column address does not  
9 have to be two cycles later, it could be more or in  
10 some cases even less, but after I arrive with the  
11 column address, then we will have CAS latency of three.  
12 We'll predict how long it is between the arrival --  
13 now, stop it for a moment.

14 Now, this edge is going to initiate something  
15 inside the SDRAM, and inside the SDRAM, what you're  
16 going to see is the initiation for how long it takes  
17 now for the data to come back out. What we saw before  
18 was two, so this time you can count to three, and if  
19 you get longer than -- the CAS latency would just get  
20 longer, longer or shorter. So, go ahead and continue.

21 You see latched here, and if you count clock  
22 periods, so we now have for midway through, and all the  
23 way through one period, and we will go through a second  
24 period. This is a CAS latency two.

25 Q. Ah, okay.

1           A.  Okay?  Sorry, there is a mistake in the  
2 demonstrative.  I'm sorry about that.  So --

3           Q.  So, if that were truly a CAS latency three,  
4 there would have been one additional clock period --

5           A.  That's right, there would be an additional  
6 clock cycle before you saw information.  I --

7           Q.  Okay.  Now, do we have a demonstrative that  
8 would explain a burst length of eight?

9           A.  Yes, burst length of eight would be the same  
10 kind of thing, except you're going to have eight pieces  
11 of data, and I think you also have that if you'd like  
12 to see it.

13           JUDGE McGUIRE:  I'm not sure we have to go  
14 through that at this point.

15           THE WITNESS:  Okay.

16           MR. OLIVER:  Okay.

17           THE WITNESS:  You have -- oh, sorry.  Any  
18 questions, I'd be glad to go through them.

19           JUDGE McGUIRE:  I don't have any at this point.

20           THE WITNESS:  Okay.

21           BY MR. OLIVER:

22           Q.  Okay, Mr. Rhoden, are you familiar with the  
23 concept of a dual edge clock?

24           A.  Yes, I am.

25           Q.  What does that refer to?

1           A. Well, the concept of dual edge clock is, as we  
2 described, the clock itself has two edges, the rising  
3 edge and it also has a falling edge, and there's a  
4 concept associated -- a dual edge clock, all clocks are  
5 dual edge clocks. Now, if you take dual edge clock and  
6 add something else to it, then it may mean something.

7           Q. Are you familiar with the concept of DDR SDRAM?

8           A. Yes, and in DDR SDRAM, the dual edge clock --  
9 the difference between the single data rate and the  
10 double data rate is strictly at the data level. Data  
11 actually transitions on both the rising edge and on the  
12 falling edge of the clock itself, and that is  
13 representative. So, you have a dual edge clock.

14                   So, instead of transitioning -- data  
15 transitioning once per clock period, as we talked about  
16 before, you now get data twice per clock period. You  
17 get it on the rising edge and on the falling edge. So,  
18 you get two data phases or two pieces of data for every  
19 clock you go through.

20           Q. And do you have a demonstrative that shows  
21 that?

22           A. Yes, I believe we do have a demonstrative of  
23 that. Back up, you had it right. One more time. No?  
24 There.

25                   You see here that the Synchronous DRAM's double



1 data rate, everything about it is essentially the same.  
2 In fact, all of the control is the same, because the  
3 same -- the control itself operates in the same way.  
4 You'll notice on the left there is an additional  
5 signal, and that's the DQS. The DQS is actually going  
6 to tell us the timing of what's going on on the data  
7 line itself. It's a strobe to indicate the -- when  
8 data is actually -- it travels with data, so it's a  
9 clock, if you will, of the data itself.

10           Okay, I think you can run this. What you will  
11 see is -- except I think -- can you halt this for a  
12 moment? I think you need to advance the slide one more  
13 time so you can see the relationship of DQS. So, go  
14 back -- oh, go ahead and cancel the animation, if you  
15 will and advance one foil until we have -- no? Okay,



1 MR. OLIVER: Your Honor, any questions about  
2 dual edge clock for --

3 JUDGE McGUIRE: No.

4 THE WITNESS: I'm sorry if I put anybody to  
5 sleep.

6 JUDGE McGUIRE: I'm sure there are questions,  
7 but I'm not prepared to ask them.

8 THE WITNESS: Okay, I'm sorry.

9 BY MR. OLIVER:

10 Q. Mr. Rhoden, are you familiar with the concept  
11 of programmable burst length?

12 A. Yes, I am.

13 Q. What does programmable burst length mean?

14 A. Programmable burst length would indicate that  
15 you could selectively change the length of the burst  
16 inside a device through a number of ways, perhaps using  
17 a register inside the device.

18 Q. Do you have any demonstratives that would help  
19 illustrate that?

20 A. I believe there are some demonstratives here  
21 that have -- that can show us where the register might  
22 be. If we look here at burst length, you see the same  
23 basic operation, that the DRAM itself hasn't changed in  
24 a lot of years, and if you go with the programmable  
25 burst length -- perhaps go to the next one.

1           Yes, what you can see here is that there is a  
2 mode register in the upper left-hand corner, and the  
3 mode register itself would contain information, and  
4 that information would indicate what the value -- what  
5 the length of the burst would be.

6           There's some circuitry that's also referenced  
7 there, probably a little difficult to see in the blue,  
8 as to how the burst might actually function, but the  
9 key thing is that you would be able to change the  
10 length from two to four to eight merely by changing the  
11 data in the register device itself.

12          Q. In a typical system using an SDRAM, how  
13 frequently would that system change the burst length?

14          A. Probably never. Most I would say typical  
15 systems never change it.

16          Q. Mr. Rhoden, are you familiar with the concept  
17 of programmable CAS latency?

18          A. Yes, I am.

19          Q. Can you please explain what that means?

20          A. I think we also have a demonstrative to show  
21 the same thing. It's going to look very much the same  
22 as the other, because it's in effect in the SDRAM  
23 exactly the same register. It's merely different bit  
24 locations within that same register, and the  
25 programmable CAS latency changes the amount of time

1 between when data is requested and data is applied at  
2 the output or received at the controller, and the same  
3 kind of thing operates here.

4 We have programming and changing. You can go  
5 from -- the typical SDRAM is a CAS latency of two or  
6 three. Other values have existed.

7 MR. OLIVER: Could you give me one moment,  
8 please, Your Honor?

9 JUDGE McGUIRE: Sure.

10 (Brief pause.)

11 BY MR. OLIVER:

12 Q. Mr. Rhoden, I believe that you said earlier  
13 that the various diagrams that we've been looking at  
14 are somewhat simplified, shall we say?

15 A. Oh, overly simplified in some respects, but the  
16 point being that they're very simple, to where you can  
17 actually understand the operation. That's the main  
18 point.

19 Q. There's another demonstrative that's on the  
20 screen now. Can you please explain what this  
21 demonstrative shows?

22 A. Yes, this demonstrative is an indication of a  
23 little higher level, a little more complex drawing,  
24 although still very simple, where you have those same  
25 control, clock, address lines connected to memory

1 modules now, because in a real system, you would be  
2 using modules rather than individual devices in a  
3 typical case, and you would see a wide range of data  
4 bits, because then data bits, since I'm communicating  
5 with multiple DRAMs at the same time, I will have, by  
6 definition, multiple data bits coming back at the same  
7 time in parallel.

8           And so in this particular picture, you see four  
9 devices, and each one of these devices could correspond  
10 to 16 bits. That's been our example that we've been  
11 using, we've been using 16-bit data devices, and so it  
12 would take four of those devices operating together to  
13 produce 64 bits of data information. And so they work  
14 much the same way, except now they're communicating  
15 with four devices and they operate at the same time and  
16 produce the information.

17           And likewise, you can see the module D1 and  
18 module D2, I can communicate with either module. So, I  
19 can request or store information to either location, to  
20 or from either location.

21           Q. Could you summarize for us very briefly what  
22 the different color lines are on here?

23           A. Yes, the different color lines are the same  
24 colors we've been using this morning. The blue again  
25 is the clock. The yellow is the control lines, that's

1 the ones where we're making the decision about what  
2 type of operation. The red itself is the address  
3 lines, where we're deciding which addresses we're  
4 trying to access either for read or write. And the  
5 green that you see here are -- the green lines are  
6 representing the actual data lines in the system  
7 itself.

8 Q. Mr. Rhoden, let's shift gears a little bit here  
9 and turn to the Rambus system. Let me ask you first,  
10 when did you first hear of Rambus?

11 A. It would have been in probably about 1990 or  
12 so.

13 Q. I'm sorry, can you repeat that?

he actured ior ey w

9 and tu2 I'm developsiio, newfirmorye here(e

1 Rambus architecture based upon your level of knowledge  
2 at that time gained in part through that meeting, if  
3 you could answer my following questions on that basis?

4 A. I will try, yes.

5 MR. PERRY: Your Honor, I don't know your  
6 preference. I was just wondering if this might be a  
7 good time for a lunch break. We're switching into a  
8 different --

9 JUDGE McGUIRE: That thought had entered my  
10 mind. Do you have some idea as to how soon you want to  
11 break? When is a good time? This might be a good time  
12 to break if we're getting off on a whole new area, but  
13 it's up to you, Mr. Oliver. It's your case.

14 MR. OLIVER: This would be a fine time, Your  
15 Honor.

16 JUDGE McGUIRE: Yeah, I think it would be, and  
17 I appreciate that, Mr. Perry.

18 Then why don't we break until I think 2:30, and  
19 at that time we'll have court reconvene. We are now in  
20 recess.

21 (Whereupon, at 1:00 p.m., a lunch recess was  
22 taken.)

23

24

25



## 1 AFTERNOON SESSION

2 (2:30 p.m.)

3 JUDGE MCGUIRE: This hearing is now in order  
4 and reconvened at 2:30 p.m.

5 At this time, you may proceed, Mr. Oliver.

6 MR. OLIVER: Thank you, Your Honor.

7 BY MR. OLIVER:

8 Q. Before the lunch break, we had been looking at  
9 SDRAM memory modules and had begun to talk about RDRAM.  
10 Do you recall that, Mr. Rhoden?

11 A. Yes, I do recall.

12 Q. Perhaps to refresh our recollection, could we  
13 bring back up the demonstrative we had on the SDRAM  
14 module?

15 A. Okay.

16 Q. Mr. Rhoden, could you explain once again what  
17 these lines demonstrate?

18 A. Yes, this is a memory subsystem, memory  
19 controller and memory modules with the bus that  
20 interconnects them with the clock line in blue, the  
21 control lines in yellow, the address lines in red and  
22 the data lines in green.

23 Q. And Mr. Rhoden, I believe that before the lunch  
24 break you had testified that while you were at Hewlett  
25 Packard, you had heard a presentation by Rambus of

1 their technology. Is that right?

2 A. Yes, I did.

3 Q. And roughly what time period was that again,  
4 please?

5 A. This would have been about 1990, in that time  
6 frame.

7 Q. If you could answer the following questions  
8 based on your understanding of the Rambus technology in  
9 the early to mid-1990s, please.

10 A. Certainly.

11 Q. During the early to mid-1990s, were you  
12 familiar with Rambus' memory architecture?

13 A. During the 1990s?

14 Q. Yes.

15 A. Yes, as a result of a visit, yes, I was.

16 MR. DETRE: I'll object, Your Honor, on the  
17 basis of foundation. We have only heard about one  
18 presentation that he saw in 1990, nothing about the  
19 mid-1990s.

20 JUDGE MCGUIRE: Could you clarify that  
21 question? Otherwise, that is sustained.

22 BY MR. OLIVER:

23 Q. Between the presentation you've spoken about  
24 and mid-1996, did you have occasion to learn more about  
25 the Rambus architecture?

1           A. Not a great deal, no, sir.

2           Q. Between the time period of 1991 and 1996, did  
3 you have an understanding of the Rambus architecture?

4           A. Yes, I did.

5           Q. Are you familiar with the term RDRAM?

6           A. Yes, I am.

7           Q. What does RDRAM mean?

8           A. RDRAM was the term coined by Rambus, Rambus  
9 DRAM, for their particular flavor of DRAM that they  
10 were designing.

11          Q. How, if at all, does RDRAM differ from the  
12 memory module that we've been looking at?

13          A. Actually, in quite a number of ways. I think  
14 we do have a demonstrative that will show some of that,  
15 and the most obvious difference, as you can see, that  
16 the signals that we've been treating as address, data  
17 and control are now all shared across the same narrow  
18 bus, and the clock is now a loop clock that goes out  
19 and back. So, it's physically different from the one  
20 in its implementation of how information is actually  
21 propagated in the system.

22          Q. You referred to a narrow bus. What did you  
23 mean by that?

24          A. Oh, the width of the bus is eight bits, eight  
25 lines in this particular case, and the original

1 approach was to use only eight bits to do all  
2 functions, address, data and control across the same  
3 function -- across the same lines.

4 Q. How would that compare with the typical number  
5 of bits in a typical SDRAM system?

6 A. Well, a typical SDRAM has dedicated address  
7 lines, dedicated data lines and dedicated control lines  
8 to do those functions in a parallel way, and the bus  
9 typically is wider in terms of the pin count, the  
10 number of bits that are involved in the communication.

11 Q. How much wider would a typical SDRAM bus be?

12 A. A typical SDRAM bus would be over 100 pins, 100  
13 to 120 pins, something like that.

14 Q. Now, I notice that the bus lines on this  
15 demonstrative have multiple colors. Can you explain,  
16 please, what that represents?

17 A. The demonstrative is actually attempting to  
18 illustrate that address, data and command all share the  
19 same lines, such that there's no longer a red line  
20 dedicated to address, there is no longer a yellow line  
21 dedicated to control and no longer a green line  
22 dedicated to data. They all share the same exact  
23 lines, and they -- the term that we use in the industry  
24 is multiplex. They interleaved, if you will, all of  
25 the different functions onto the same lines.

1 Q. Did you understand the RDRAM architecture to be  
2 a multiplexed architecture?

3 A. Yes, I did, called multiplexed bus and packet  
4 protocol is the two terms that were very common in use  
5 at that time.

6 Q. I'm sorry, could you repeat that, please?

7 A. Multiplexed in terms of the signals themselves  
8 and packet based in that all of the information was  
9 accumulated into something that is referred to as a  
10 packet. It's just a terminology that's used in the  
11 industry to describe an architecture like this.

12 Q. Could you please explain in a bit more detail  
13 how the Rambus packet-based system worked?

14 A. Yeah, I think there's also some more  
15 demonstratives to give you some information. This  
16 would show on successive clock cycles, you can see that  
17 the address and control or a read operation would go  
18 into the RDRAM from the memory controller, all shared  
19 on the same lines, at different intervals of time.  
20 Sometimes it would be address, sometimes it would be  
21 command. This is just a simplified approach showing  
22 it.

23 Q. What do the red and yellow boxes indicate?

24 A. The red and yellow boxes, those that are red  
25 indicate address information, those that are yellow

1 indicate control information, and the vertical lines  
2 that actually separate the boxes would indicate  
3 different intervals of time. So, in other words, the  
4 first interval would have some red and some yellow.  
5 The second interval might have all yellow. The third  
6 interval may also have all yellow. This would be the  
7 type that we would call a packet of information. So,  
8 on successive clock cycles, we would see different  
9 pieces of information.

10 Q. What would happen with the data in a read  
11 operation?

12 A. Well, this is a read request, and so the read  
13 request would then go into the RDRAM, and the read data  
14 would come back at a later time. I think there's  
15 the -- yeah, at some later time than the read, which  
16 would be also a packet of data, would then be returned  
17 back to the memory controller across those same exact  
18 lines. So, the sharing of the lines means sometimes  
19 the lines are being used for address, sometimes they're  
20 being used for control, sometimes they're being used  
21 for data.

22 Q. And how would a write operation work on the  
23 RDRAM architecture?

24 A. How would a write operation?

25 Q. A write operation.

1           A. I think the next demonstrative will actually  
2 show that, where the packet itself would just be larger  
3 and the address, control and data would be handled on  
4 successive clocks, if you will, within the system.

5           Q. Now, you also mentioned the Rambus clocking  
6 system. Could you explain that in a bit more detail,  
7 please?

8           A. Yes, this clock that you see here is a -- you  
9 see there is what they call an early clock and a late  
10 clock, which is a round trip. Some people refer to it  
11 as a loop clock, and I think there's a demonstrative  
12 that actually will show how that works. It goes from  
13 a -- you see the term bus master. It's also a memory  
14 controller, if you want, but it's basically  
15 information -- you see the outbound clock comes out the  
16 top, and it loops around and travels back, and  
17 necessarily the little clocks that you see would  
18 indicate that the data arrived at each of the  
19 locations, each of the DRAM devices at a different  
20 time, and then internally the RDRAM would use the  
21 relationship between both the inbound and the outbound  
22 clock to determine what function they would do or how  
23 they would synchronize.

24          Q. Now, did the Rambus architecture use modules of  
25 any form?

1           A. They have had modules, yes, later, and I think  
2 we have an example of the modules themselves.

3           Q. Can you explain what the multi-colored lines  
4 depict here?

5           A. Sure. This is the same thing that you've seen  
6 before, CPU, memory controller, along with the chipset  
7 and the other functions, and from the memory controller  
8 into the RDRAM modules is a bus that goes up into the  
9 module, through the module itself, exits the module,  
10 goes to the next module, and continues in a more or  
11 less serial fashion. And the Rambus DRAMs themselves  
12 attach directly to the connections on these modules,  
13 and they communicate with one device at a time.

14          Q. We had earlier looked at a demonstrative that  
15 showed eight bus lines. Would there be more bus lines  
16 in the case of a Rambus module?

17          A. There would be less.

18          Q. Excuse me?

19          A. Would there be more? Please restate your  
20 question.

21          Q. Yes. Earlier we saw a demonstrative showing  
22 eight bus lines. In the case of a Rambus module, would  
23 there be more bus lines?

24          A. Not necessarily. It would be eight, and all of  
25 the information would be contained in that packet of





1 generally created either after the discussion, during  
2 the discussion, sometimes before the discussion takes  
3 place. When someone has an idea that they'd like to  
4 bring into the committee, they will bring in a  
5 presentation, and then we will make presentations, and  
6 based on the presentations -- and the committee may  
7 generate other discussions and may also generate the  
8 development of other presentations for that matter.

9 Our procedure that we follow inside of the  
10 JC-42 committee is we typically have a first  
11 presentation, then followed by -- after some review,  
12 follow that by a second presentation, at which time we  
13 would decide if we want to have a ballot or not have a  
14 ballot, a ballot to decide additional information or  
15 what level of support.

16 And from that, if the ballot were to pass, then  
17 we would move that ballot perhaps on to the final  
18 review process, which would be a procedural review to  
19 make sure that due process was followed at -- at that  
20 time it was the JEDEC Council, now it's the JEDEC board  
21 of directors.

22 Q. Mr. Rhoden, if I could ask you to find CX-302  
23 in front of you. It's a document we looked at this  
24 morning.

25 A. Yes. Yes, I have it.

1 Q. And if I could ask you to turn to page 23.

2 A. Okay.

3 Q. Can you please explain what this page depicts?

4 A. Yes, this was an indication actually of some of  
5 the work that took place around -- in the development  
6 of DDR memory.

7 Q. I see at the top Development Name DDR II. What  
8 does that refer to?

9 A. DDR II was the second generation of DDR memory,  
10 and DDR was just a second generation of SDR memory,  
11 that these are based -- within JEDEC, we follow the  
12 process of evolutionary progress. So, there's some  
13 thousand things that go into the making of a particular  
14 DRAM, and we tend to change just a few, maybe a  
15 handful, maybe -- sometimes two or three, sometimes  
16 four or five, but that's the typical process, is we  
17 just evolve one to the next, to the next, with as  
18 little changes as possible, because it's much easier to  
19 bring the whole industry along when you make minor  
20 changes.

21 Q. Would it be fair to say, then, that DDR II was  
22 a -- was intended to be a standard that would come  
23 after the DDR SDRAM standard?

24 A. By definition, I mean, what DDR was originally  
25 called by a lot of the people that worked on it, we

1 called it SDRAM II, and it wasn't until Fujitsu  
2 actually coined the term DDR that we came up with a  
3 different name, called it DDR as opposed to SDR II or  
4 something like that.

5 Currently, DDR II, the next revision, if you  
6 will, is called DDR II for lack of a better name. If  
7 somebody comes up with a better name, I'm sure we'll  
8 name it again.

9 Q. By the way, does your diagram here indicate  
10 that the standard-setting work for the DDR II standard  
11 started in late 1999?

12 A. Oh, actually, not at all. The -- we had a --  
13 there's always future work that goes on inside of  
14 JEDEC, and through that future work, especially even --  
15 it was very formalized even in the DDR II time frame.  
16 We had a future DRAM task group, and the task group  
17 itself was tasked with the idea of coming up with the  
18 next generation of memory.

19 As always, you start out with a bunch of ideas,  
20 a slate, and what you're going to do with it, and that  
21 took place much before 1999. What happened in 1999  
22 was, as a result of all of the work that was taking  
23 place in the JEDEC task group, the decision was made  
24 that indeed the industry, the users, the suppliers all  
25 wanted to base the next generation memory off of the

1 current generation memory, because as I explained, it's  
2 extremely painful to try to come in and change too many  
3 things at one time.

4 And so, the decision was made that we would use  
5 DDR as the baseline, and so all of the work that had  
6 taken place for the couple of years prior to that would  
7 then wind up starting with this as a baseline, if you  
8 will, starting point, and then we would take the rest  
9 of the work that took place in that task group and feed  
10 it into other areas, if you will.

11 Q. If I could direct your attention to the box  
12 appearing between the first presentations and second  
13 presentations, it reads, "Simulate & Revise."

14 Do you see that?

15 A. Yes, I do.

16 Q. What did that refer to?

17 A. Actually, if you see the legend down in the  
18 lower left, you'll see that this box is highlighted  
19 such that this is actually engineering work. The white  
20 boxes are work that takes place inside JEDEC, and  
21 simulate and revise is something that engineers would

1           There are a lot of software programs that allow  
2 us to experiment, and experimentation would have been  
3 done through software programs to see if the proposals  
4 had merit or needed further modification. So, that  
5 would be simulate and revise those first presentations,  
6 and then we would go to the second.

7           Q. If I can ask you to go to the box after second  
8 presentations, it reads, "Simulate & Validate," and  
9 what did that refer to?

10          A. By the time you're getting to second  
11 presentations, things should be in a little bit more  
12 firm order, and so the revisions would only be if you  
13 found it necessary to fix something, because you've  
14 made some basic decisions by that time, and so you  
15 would simulate and validate. What you would take is  
16 the second presentations and continue simulations,  
17 through software again, and through a level of software  
18 further down that would actually validate that these,  
19 indeed, were reasonable decisions to be taken -- to be  
20 making, and proceed then to the ballot process.

21          Q. Now, when you prepared this document, you  
22 indicated that you expected the standard to be  
23 published in 2002. Is that right?

24          A. Yes, I did.

25          Q. And was the DDR II standard, in fact, published



1 activity of the task group that actually was charged  
2 with creating a next generation for this started a  
3 couple of years before that.

4 Q. Now, is that time frame unusual for JEDEC  
5 standards?

6 A. No, it's not, not for a complete revision like  
7 this.

8 Q. Why does it take so long to develop a JEDEC  
9 standard?

10 A. Well, the JEDEC process doesn't take very long.  
11 The -- I mean, part of what this slide is telling you  
12 is that the JEDEC steps themselves are pretty simple  
13 and straightforward. It is the actual engineering  
14 effort that takes place in the shaded boxes, that's  
15 where the real work is. That's what takes the most  
16 amount of time, and that takes months and often times  
17 years.

18 The ones where you see proto test and build,  
19 you are actually physically building systems to try  
20 this out, and it takes a good deal of time to do that.

21 JUDGE McGUIRE: Sir, let me interject and ask a  
22 question. You testified earlier that in this process,  
23 there's a lot of competition to get out these things on  
24 time, because everything is happening so quickly.

25 THE WITNESS: That's right.



1           JUDGE MCGUIRE: How does that comport with what  
2 you just said about at times this takes years for these  
3 to evolve into a standard?

4           THE WITNESS: It's a very good question, Your  
5 Honor. The -- the -- we always are faced with a  
6 trade-off, and the objective is to get things out as  
7 soon as possible, and the "as possible" usually has  
8 more to do with the engineering than it does the actual  
9 process.

10           The JEDEC process itself -- many years ago,  
11 perhaps the process itself took as long as a couple of  
12 years. Now the process itself is very short, I mean a  
13 matter of a few months now. And so, what we've done is  
14 we've removed the process itself from the bottleneck,  
15 and now the bottleneck is actually the engineering  
16 itself.

17           I mean, that was when I indicated -- I said  
18 now, if we could just speed up the technology. The  
19 technology development itself -- some things we can  
20 propose, we can conceive, but until it's actually  
21 available for us to build, until fabs are actually  
22 built and constructed, and these things take years to  
23 build, we cannot complete the process.

24           BY MR. OLIVER:

25           Q. Mr. Rhoden, with respect to the JEDEC

1 standard-setting process, do most members have similar  
2 ideas as to what features they would like to see in  
3 standards or is there sometimes difference of opinions?

4 A. Oh, it's almost always a difference of opinion.

5 Q. Can you explain what factors might lead to  
6 differences of opinion?

7 A. Well, differences -- when we're working on a  
8 particular device or whatever, there will be proposals  
9 that are made that come from usually a number of  
10 different companies. Sometimes multiple proposals or  
11 multiple ideas, if you will, come from a particular  
12 company, but more often than not, it comes from a  
13 variety of companies.

14 So, you will have several different proposals  
15 that will be made inside JEDEC as to what path we  
16 should take for the next improvement cycle, if you  
17 y?r sals

1 path they're going to take.

2 Q. Mr. Rhoden, if I could ask you to find JX-10 in  
3 front of you. That should be a set of meeting minutes  
4 from the December 1991 meeting. It will be in the  
5 large stack in front of you.

6 A. Okay, I have it. It was easy, it was on top.

7 Q. Mr. Rhoden, do you recognize JX-10?

8 A. Yes, I do.

9 Q. What is this document?

10 A. This is a meeting minutes for the JC-42 DRAM  
11 committee from December 1991.

12 Q. Were you present at this meeting?

13 A. Yes, I was.

14 Q. Is there a way to tell from the document that  
15 you were present?

16 A. Yes, actually, the -- as we talked about the  
17 sign-up sheet, we take the names from the sign-up  
18 sheets, and they are translated to the names that you  
19 see at the front, by members, by others present, and it  
20 goes across a couple of different pages that you see  
21 here. The first two pages are primarily people that  
22 attended the meeting.

23 Q. Now, as of December 1991, was the JC-42.3  
24 subcommittee working at that time on developing a  
25 standard for SDRAM?

1           A. Yes, they were. They had been working for some  
2 time on it.

3           Q. Do you recall what methods were being proposed  
4 at that time to determine CAS latency and burst length?

5           A. Well, actually, there were a number of methods  
6 that were under discussion at that time, and the -- as  
7 proposed by a variety of companies, and in this time  
8 frame, there would have been several different  
9 proposals, probably contained in these minutes I'm  
10 sure.

11          Q. Could I direct your attention to page 4,  
12 please, and specifically to item 4.8, which reads, "TI  
13 Sync DRAM."

14                   Do you see that?

15          A. Yes, sir, I do.

16          Q. And underneath that, it says, "TI showed a  
17 revised presentation (See Attachment I)."

18          A. That's correct.

19          Q. Do you recall what this presentation was about?

20          A. Yes, this would have been TI's opinion about  
21 what we should be doing for the next generation memory  
22 device, and it would be contained in these meetings in  
23 Attachment I.

24          Q. Could I ask you to turn to Attachment I,  
25 please. I believe it's at page 56.

1 A. Yes, page 56, yes.

2 Q. Is that, in fact, the Texas Instruments  
3 presentation that was referenced in point 4.8?

4 A. Yes, it is. This would be the referenced item  
5 from the minutes.

6 Q. Now, in this Texas Instruments presentation,  
7 how was Texas Instruments proposing to determine the  
8 CAS latency value and burst length value?

9 A. Well --

10 MR. DETRE: Objection, Your Honor. There has  
11 been no foundation laid that this witness knows what TI  
12 was proposing.

13 JUDGE McGUIRE: I think that's sustained.  
14 Could you requestion --

15 MR. OLIVER: Yes, Your Honor.

16 BY MR. OLIVER:

17 Q. Mr. Rhoden, were you present at the December  
18 1991 JC-42.3 meeting?

19 A. Yes, I was.

20 Q. Were you present when Texas Instruments  
21 presented their proposal?

22 A. Yes, I was.

23 Q. Did you observe that presentation at the time?

24 A. Yes, I did.

25 Q. How was Texas Instruments proposing to

1 determine the CAS latency and the burst length in their  
2 presentation?

3 A. The -- as you can see from their presentation,  
4 under the second main bullet item, they say, "Features  
5 to be programmed in the WCBR cycle." WCBR, it was an  
6 earlier definition of what we later changed to be the  
7 mode register set cycle. And underneath that you will  
8 see several bullets, the last of the four bullets up  
9 there says, "Data clock latency," and data clock  
10 latency was a term that was used at that time that we  
11 later changed to be CAS latency. It's just a choice of  
12 terms that everybody has a -- at first has perhaps many  
13 different ideas of what name to call it, and Texas  
14 Instruments called it data clock latency, and  
15 ultimately we decided that the standard terminology  
16 would be CAS latency.

17 Q. So, does that indicate, then, that Texas  
18 Instruments was proposing a programmable CAS latency?

19 A. That is correct, they were proposing to use a  
20 register to program the value for CAS latency.

21 Q. Now, with respect to burst length, how was  
22 Texas Instruments proposing to determine the burst  
23 length?

24 A. In the same fashion. You can see they say,  
25 "Features to be programmed into the WCBR cycle." In

1 the second bullet item, you see wrap length, and wrap  
2 length is actually the term that Texas Instruments used  
3 at the time. Later that was changed to be burst  
4 length, and it's strictly a terminology. Wrap is one  
5 term that was used at the time. It's the same thing.  
6 They were proposing that we program this in with a  
7 particular register through the WCBR cycle.

8 Q. Now, Mr. Rhoden, I would like to reference  
9 9.3.1 of the -- I'm sorry, strike that, please.

10 Mr. Rhoden, based on your understanding of the  
11 JEDEC disclosure policy at that time, was this  
12 presentation work the type that would trigger a  
13 disclosure obligation?

14 A. Certainly it would.

15 Q. If I could ask you to turn back to the minutes  
16 at page 4. If I could direct your attention to item  
17 4.9.

18 A. Okay, I see that.

19 Q. It reads, "Toshiba Sync DRAM."

20 Do you see that?

21 A. Yes, I do.

22 Q. What does that reference refer to?

23 A. That refers to another Synchronous DRAM  
24 presentation, this time made by Toshiba, and it would  
25 be contained in item J of the appendix or attachments,

1       excuse me.

2           Q.   Now, were you present at the JC-42.3  
3       subcommittee meeting when Toshiba made its  
4       presentation?

5           A.   Yes, I was.

6           Q.   And did you observe that presentation?

7           A.   Yes, I did.

8           Q.   Do you recall what that presentation was about?

9           A.   Yes, I do.

10          Q.   What was the presentation about?

11          A.   It was about Toshiba's proposal for the feature  
12       set and methodologies to be used for the next  
13       generation Synchronous DRAM.

14          Q.   If I could ask you to turn, please, to page 66.

15          A.   Sixty-six?

16          Q.   Yes.

17          A.   Yes, I see it.  I have it.



1 methodology. Again, they're saying synchronous mode  
2 set proposal, so mode set cycle later became known as  
3 mode register set. The timing diagram that you see  
4 there is actually the same as the one that TI had  
5 proposed, which was the -- TI called WCBR, but it is  
6 the same function.

7           And then Toshiba actually proposed a register  
8 description that's right below that. You see the mode  
9 field description, and then all of the list. Once  
10 again, they were proposing that it be done by a  
11 programmable register.

12           Q. When you were referring to the timing diagram,  
13 were you referring to the lines underneath number 1,  
14 mode set cycle?

15           A. Yes, I'm sorry. The timing diagram is the  
16 normal engineering term, and you'll see the period of  
17 clock that -- the clock goes up and down, basically the  
18 series of squares indicates time periods that we saw in  
19 operation before, and you see the signals, the RE, CE  
20 and W, which were -- the ones that we saw before would  
21 be RAS, CAS and write enable. This is RE, CE and W,  
22 just again, a different terminology being proposed at  
23 this time until it was finally selected.

24           Q. So, the timing diagram would be those five or  
25 so next to the CLK, RE, et cetera?

1           A. That is correct.

2           Q. And you also referred to a mode field  
3 definition. Were you referring to the series of boxes  
4 that are in a line below caption number 2?

5           A. Yes, I was.

6           Q. If I could direct your attention, underneath  
7 the heading Field, there's a term that I believe reads  
8 "module length."

9           A. Yes.

10          Q. Do you see that?

11          A. Yes, I do.

12          Q. What does that refer to?

13          A. Modulo length is -- a modulo is another word  
14 that is used in the industry for wrap or also later  
15 burst. They were talking about sequentially accessing  
16 data, and modulo was the methodology that -- it's a  
17 term that -- there's so many terms in engineering that  
18 have very similar meaning, and this is one of those  
19 that -- whether you call it wrap or whether you call it

1           A.  Yes, I do.

2           Q.  What does that indicate?

3           A.  From what we've seen this morning, that would  
4   be a burst length of one, a burst length of two, a  
5   burst length of four and a burst length of eight.  Two,  
6   four and eight are the ones ultimately adopted.

7           Q.  And how did Toshiba propose to differentiate  
8   between the one, two, four and eight?

9           A.  By programming values into the mode register  
10  fields listed as the M.  You see the last four bits,  
11  A0, A1, A2, A3, would be listed in Ms, and by changing  
12  those four bits, you would be able to program what they  
13  called modulo, which is ultimately burst length.

14          Q.  If I could direct your attention three lines  
15  further down in the Field column, it reads "latency."

16                  Do you see that?

17          A.  Yes, I do.

1 Q. Mr. Rhoden, if I could ask you to turn back to  
2 page 5 of JX-10.

3 A. Okay.

4 Q. And if I could direct your attention to 4.10 at  
5 the top of that page.

6 A. I see it.

7 Q. It's difficult to read, but I believe it reads,  
8 "Samsung 16M Sync DRAM."

9 Do you see that?

10 A. Yes, I do.

11 Q. What did that refer to?

12 A. This was a presentation that Samsung made at  
13 the meeting for their proposal as opposed to Toshiba  
14 and TI about how we would implement the next generation  
15 Synchronous DRAM.

16 Q. Were you present at the JC-42.3 subcommittee  
17 meeting when Samsung made this presentation?

18 A. Yes, I was.

19 Q. Did you observe that presentation?

20 A. I did.

21 Q. Do you have an understanding as to what that  
22 presentation was about?

23 A. Yes, it is Samsung's proposal about  
24 implementation of Synchronous DRAM.

25 Q. If I could ask you to turn, please, to page 70

1 of the minutes.

2 A. Okay.

3 Q. Is that, in fact, Samsung's proposal?

4 A. Yes, it is.

5 Q. How was Samsung proposing to determine the  
6 burst length and latency value?

7 A. Well, actually, as you can see here, Samsung  
8 was in favor at this time of a very simple operational  
9 device, and they were proposing -- on the first half of  
10 the slide, you'll see the first bullet, second bullet,  
11 third bullet and fourth bullet, they were proposing  
12 that we create a device that would exist common on the  
13 same die. The last two bullet items, fast page and  
14 static column mode or fast page mode and static column  
15 mode would have been at that time the existing memories  
16 common in the industry, and they were proposing that on  
17 that same die that they could add additional feature  
18 sets.

19 One would be a synchronous eight-bit wrap mode  
20 with a clock pin, and the other would be a synchronous  
21 burst mode with a clock pin, and they were proposing to  
22 select between these as a manufacturing option, metal  
23 mask or whatever you like. So, while these would exist  
24 on the same die, they would select it at manufacturing,  
25 which function they would actually ship.



1 the -- which one is which, just that they were two  
2 different modes of operation of the device, and they  
3 were proposing for selecting between those two  
4 different burst options. They were proposing using a  
5 fuse to do that.

6 Q. How would a manufacturer use a fuse to select  
7 between those options?

8 A. Well, a fuse is a pretty common --

9 MR. DETRE: Objection, Your Honor. We have had  
10 no foundation that the witness is expert in any kind of  
11 manufacturing. It's not clear to me whether he's still  
12 recalling now or --

13 JUDGE McGUIRE: Overruled. I'll entertain the  
14 answer if you have one.

15 THE WITNESS: Thank you.

16 The -- fuses are very common in DRAM, and fuses  
17 are common in perhaps many devices, but certainly in  
18 DRAM. Fuses are a common element that's used to select  
19 particular functions. Inside DRAMs that are shipped  
20 today, they use fuses to select bad bits or good bits.  
21 When they're testing a device, if they find a block  
22 that's bad, they would use a fuse to actually block  
23 that bad one out, and they always build the devices  
24 with some extra hanging around, and they will then  
25 program it such that they can replace the bad one for

1 the good one.

2 So, fuses were pretty common at this time,  
3 still are very common, and they were proposing using a  
4 fuse similar to the ones that were in common use at the  
5 time and still today to actually select this option.

6 BY MR. OLIVER:

7 Q. In late 1991 and early 1992, did you have an  
8 understanding as to whether it would have been possible  
9 to use fuses to determine the CAS latency and the burst  
10 length?

11 A. I --

12 MR. DETRE: Objection, Your Honor. I think  
13 that Mr. Oliver is now getting into expert testimony  
14 from the witness and his opinion on what might have  
15 been possible, and Mr. Rhoden hasn't been designated as  
16 an expert.

17 JUDGE McGUIRE: Overruled.

18 THE WITNESS: As I said, fuses were a very  
19 common function that existed in all the memory at that  
20 time, so fuses would have been an easy selection, and  
21 Samsung was very much in favor of it, because it would  
22 be -- it would provide a simple device.

23 BY MR. OLIVER:

24 Q. Do you recall whether any JC-42.3 subcommittee  
25 members proposed to use fuses to determine either CAS



1 latency or burst length?

2 A. The discussion certainly took place. I was the  
3 discussion leader for most of the SDRAM throughout its  
4 development, and a fuse was one of the options that was  
5 considered for a very long time, until we finally  
6 settled on the register. So, yes, indeed, many people  
7 did.

8 Q. By the way, would -- in terms of how use of  
9 fuses was being discussed within 42.3 at the time, was  
10 that being discussed as an alternative to programming  
11 CAS latency or burst length through the mode register?

12 A. Certainly it would be, yes.

13 Q. If I could ask you to turn back to page 5 of  
14 the minutes, please, and if I could direct your  
15 attention to the second item, the 4.11, beginning with  
16 Mitsubishi.

17 Do you see that?

18 A. Yes, I see it.

19 Q. What did this item refer to?

20 A. This item referred to the Mitsubishi proposal  
21 for Synchronous DRAM, and their proposal would be  
22 contained in the attachments, item L it looks like.

23 Q. Were you present at the 42.3 subcommittee  
24 meeting when Mitsubishi gave this proposal?

25 A. Yes, I was.

1 Q. Did you observe the Mitsubishi presentation?

2 A. Yes, I did.

3 Q. Now, what did the Mitsubishi presentation  
4 involve?

5 A. Mitsubishi -- I can actually turn to it if you  
6 like, but Mitsubishi actually made a proposal slightly  
7 different. Mitsubishi was in favor of using pins to  
8 select the options as opposed to fusible links or  
9 programmable registry.

10 Q. Okay, let's go ahead and turn to that proposal.  
11 I believe it appears on page 74.

12 Can you explain what in the Mitsubishi  
13 presentation would set forth their proposal for using  
14 pins?

15 A. Excuse me?

16 Q. Could you please point out which portion of the  
17 written Mitsubishi presentation explains their proposed  
18 use of pins?

19 A. Okay, sure. The -- if you look at the table at  
20 the top of their page here, it lists at the top of the  
21 first column, it says Pin, and at the top of the second  
22 column it says Function, and you'll notice that there's  
23 a clock pin, there's something they call a BT pin,  
24 which they label outside as a burst mode. There's a WP  
25 for wrap mode, and there's a WT for wrap type, and each

1 one of them are defined.

2 What they were proposing was the use of these  
3 pins, in other words, adding additional pins to the  
4 device itself to actually control the functions of the  
5 burst length, the burst type and the -- the -- as you  
6 can see over here, it says the burst mode -- that all  
7 of them are shown in the function itself, what type --  
8 and they call it -- once again, I'm using the term  
9 burst, and I apologize, because burst and wrap -- since  
10 they mean the same to me, I apologize.

11 They're using the term selects wrap mode, but  
12 wrap and burst are synonymous terms in the discussion  
13 of SDRAM.

14 Q. Can you explain in a bit more detail how  
15 Mitsubishi was proposing to use pins to set the burst  
16 length, for example, or the wrap length?

17 A. Certainly. They were proposing just taking  
18 pins, available pins that were on the device, and using  
19 those pins to generate the type of function and the  
20 type of operation for the devices themselves. These  
21 would be external pins to the device.

22 Q. Mr. Rhoden, if I could direct your attention to  
23 the box in the lower left-hand corner of the page, page  
24 74.

25 A. Yeah, I just managed to mess it up. Sorry.

1           Okay, the box at the lower left hand, yes.

2           Q. Do you see there's a heading BT, a heading WP,  
3 and a heading Mode?

4           A. Yes.

5           Q. Do you see that?

6           Then underneath BT, for example, there's Hs and  
7 Ls.

8           A. Yes.

9           Q. What does that refer to?

10          A. The -- since these are external pins to the  
11 device, this table refers to, if you connected these,  
12 the H would represent a high voltage level, the L would  
13 represent a low voltage level. So, I have external  
14 pins with a device, and if I connect, for instance,  
15 both of the pins to a high voltage level, then I would  
16 be in the mode of normal operation. If I connected the  
17 two pins both to low, then you could look at the bottom  
18 and you could see that I would be in a four-bit wrap  
19 operation. And the one above that, if you want to see  
20 it, says with BT, the first signal of H, and WP, the  
21 second signal low, you would be in an eight-bit burst  
22 operation -- wrap, sorry.

23          Q. Based on what you testified earlier, would it  
24 be fair to say, then, that the L-L would refer to a  
25 burst length of four?

1           A. That is correct.

2           Q. And H-L would refer to burst length of eight?

3           A. That is correct.

4           Q. Okay, we've discussed now use of programmable  
5 features in mode register to set CAS latency and burst  
6 length, use of fuses to separate -- to determine the  
7 burst type as well as discussions of fuses involving  
8 CAS latency and burst length.

9           A. Right.

10          Q. And use of pins to set CAS latency and burst  
11 length. Is that right?

12          A. That is correct.

13          Q. Were there any other methods of determining CAS  
14 latency or burst length that were being proposed at any  
15 time period during late 1991 or early 1992?

16          A. Yes, during committee discussions, there's --  
17 as is often the case, if you give ten engineers a  
18 problem, you'll probably get 12 or 14 solutions, and  
19 the same is true inside the discussions inside the  
20 committee. People were proposing a number of other  
21 approaches to the same type of thing. All we're trying  
22 to do is set a mode of operation for the device, and  
23 since most of them would operate in that particular  
24 mode constantly in any given system, the actual  
25 methodology had a lot more flexibility about what you

1       could select and how you could use it, because it was  
2       just a static condition that you would put the part in,  
3       and so -- I'm not sure I can remember all of them, but  
4       there were certainly a wide variety of them.

5           Q.   If I could direct your attention now to page 5,  
6       item 4.12.

7           A.   Okay.

8           Q.   This reads, "IBM Synchronous DRAM versus HST  
9       Toggle."

10           Do you see that?

11          A.   Yes, I do.

12          Q.   What does this refer to?

13          A.   This would be a presentation made by IBM and  
14       contained in Attachment M, that's a presentation they  
15       would have made before the committee.

16          Q.   By the way, it refers to Mark Kellogg.  Who is  
17       Mark Kellogg?

18          A.   Mark Kellogg is a long-time member, a very  
19       active member, within JEDEC that works for IBM.

20          Q.   Now, were you present at the 42.3 subcommittee  
21       meeting at the time of Mr. Kellogg's presentation?

22          A.   Yes, I was.

23          Q.   Did you observe that presentation?

24          A.   Yes, I did.

25          Q.   What did it involve?

1           A. Mr. Kellogg was actually proposing a  
2           functionality that IBM had utilized in some of their  
3           own devices as a proposal for controlling data and data  
4           flow, and high-speed toggle is the terminology that was  
5           used, which says -- it says HST toggle, but if you  
6           actually unfold the acronym, it would read "high-speed  
7           toggle toggle" here, so sorry for the confusion, but  
8           HST mode is what it is.

9           Q. Okay, if I could ask you to turn to Attachment  
10          M, which is at page 84, please.

11          A. Okay.

12          Q. Is that the presentation that Mr. Kellogg made?

13          A. Yes, it is.

14          Q. Can you explain, please, what Mr. Kellogg was  
15          proposing by high-speed toggle?

16          A. High-speed toggle was the use of a signal on  
17          the DRAM to control data on both edges of the clock.  
18          They were using the CAS clock to actually cycle data on  
19          both edges of the clock, and they did this in devices  
20          that they shipped in earlier machines, and they were  
21          proposing that we include that for use in our future  
22          DRAM as a method for achieving higher performance,  
23          which was one of the things that we were working toward  
24          at the time.

25          Q. When you refer to both edges, are you referring

1 to a rising edge and a falling edge?

2 A. Yes, I am. I'm sorry.

3 Q. Now, was IBM proposing a synchronous device or  
4 asynchronous device or was it something different?

5 A. Well, in terms of data, it was a synchronous  
6 device because of the nature of how -- remember I said,  
7 I said it's a CAS clock. It's a function that's  
8 fundamentally synchronous. So, as we would toggle the  
9 CAS signal, column, clock, whatever -- whichever name  
10 you want to call it, you would get data out on -- from  
11 the rising edge and from the falling edge in a  
12 synchronous fashion.

13 Q. So, just to be clear, the data is coming out of  
14 the rising edge and falling edge of what?

15 A. Rising edge and falling edge of the signal.  
16 Some people would call it the HST signal, some call it  
17 the CAS signal, some call it the CE signal or the CAS  
18 clock.

19 Q. Now, was the CAS signal in constant operation?

20 A. In this case, no, it was not.

21 Q. In a Synchronous DRAM that has a system clock,  
22 is the clock in constant operation?

23 A. The system clock is in constant operation, that  
24 is correct.

25 Q. Would it be fair to say that that is a



1 distinction between the IBM high-speed toggle mode and  
2 the dual edge clock?

3 A. Well, sort of, except in -- actually, in DDR,  
4 the data clocking signal is actually the data strobe  
5 signal, which is not continuous free running. It  
6 operates much the same as high-speed toggle does. It's  
7 a temporary signal, but in terms of having -- are  
8 the -- does the high-speed toggle chip that IBM  
9 produced have a free running clock, no, it did not, and  
10 did it have a CAS clock, yes, it did.

11 Q. If you could characterize whether high-speed  
12 toggle mode was fairly similar, fairly different or  
13 somewhere in between with respect to dual edge clock.  
14 How would you characterize it?

15 MR. DETRE: Objection, Your Honor, vague and  
16 calls for opinion testimony.

17 JUDGE McGUIRE: Overruled. I think he's  
18 qualified to answer the question.

19 MR. STONE: Your Honor, can I ask you to  
20 clarify, are we going to have opinion testimony from  
21 people who are not designated as experts? That's not  
22 something we contemplated, and I guess in taking  
23 discovery, it's not something we expected we would  
24 confront. We expected opinions would be proffered from  
25 those designated as experts, and if all of the

1 witnesses can give their opinions because they have the  
2 expertise but weren't so designated, it does a little  
3 bit change the nature of what we had expected, and I  
4 just wanted to see if I could clarify that scope --

5 JUDGE MCGUIRE: Well, I'm a little confused  
6 here as to whether he's giving opinion evidence or it's  
7 based on his perception at the time. Now, if we can  
8 state the question again, then I will at that point  
9 reconsider.

10 MR. OLIVER: Yes, thank you, Your Honor. I  
11 should be more precise with my question. Thank you.

12 BY MR. OLIVER:

13 Q. Based on your observations of the IBM  
14 presentation of high-speed toggle at that time,  
15 characterizing your understanding, did you understand  
16 the high-speed toggle proposed by IBM to be similar to  
17 a dual edge clock, different from a dual edge clock or  
18 somewhere in between?

19 A. It's actually almost identical.

20 MR. DETRE: Objection, Your Honor. The dual  
21 edge clock that Mr. Rhoden testified about in DDR was  
22 much, much later, so this question really could not be  
23 based on his observations at the time that he was  
24 observing the high-speed toggle. Unless later he  
25 somehow did this comparison, this is pure opinion

1 testimony he's being asked for now.

2 JUDGE McGUIRE: Sustained.

3 BY MR. OLIVER:

4 Q. Mr. Rhoden, could you find document CX-34,  
5 please. I'm sorry, Mr. Rhoden, it's a set of meeting  
6 minutes from the May 1992 meeting. It would be in the  
7 large stack of documents.

8 A. CX-34, okay, I have it.

9 Q. Do you recognize CX-34?

10 A. Yes, I do.

11 Q. What is it?

12 A. This would be meeting minutes, and it's meeting  
13 minutes from the JC-42.3 DRAM committee from May 1992.

14 Q. Did you attend that meeting?

15 A. Yes, I did.

16 Q. If I could direct your attention, please, to  
17 page 30 of these minutes.

18 A. Page 30?

19 Q. Yes.

20 A. Okay.

21 Q. It states in the upper right-hand corner,  
22 "Attachment E."

23 A. Attachment E?

24 Q. Attachment E as in Edward?

25 A. Yes, I do have Attachment E, yes.





1 think this would have been a proposal that he would  
2 have made at the special meeting.

3 Q. All right. Were you present at the special  
4 meeting when he made the proposal?

5 A. Yes, I was.

6 Q. And did you observe the proposal?

7 A. Yes, I did.

8 Q. If I could direct your attention to the first  
9 star underneath Asynchronous RAS/CAS, underneath that  
10 it reads, "Dual edge clock."

11 Do you see that?

12 A. Yes, I do.

13 Q. What was Mr. Hardell proposing regarding dual  
14 edge clock?

15 A. He was proposing using both edges of the clock  
16 for the transition of data and information inside the  
17 Synchronous DRAM.

18 Q. How, if at all, did this presentation from Mr.  
19 Hardell differ from the presentation of Mr. Kellogg in  
20 December 1991?

21 A. In a lot of ways, they are very similar, except  
22 in Mr. Hardell's case, he wanted to operate the whole  
23 device on the dual edge clock, such that it would be a  
24 free running clock.

25 Q. Excuse me, it would be what?

1           A. It would be a free running clock in Mr.  
2           Hardell's case.

3           Q. What differences, if any, existed between the  
4           dual edge clock proposed by Mr. Hardell and the  
5           clocking scheme ultimately adopted within the DDR  
6           standard?

7           MR. DETRE: Objection, calls for opinion  
8           testimony.

9           JUDGE McGUIRE: Sustained.

10          BY MR. OLIVER:

11          Q. Mr. Rhoden, were you involved in the JC-42.3  
12          subcommittee at the time that 42.3 subcommittee adopted  
13          the DDR SDRAM standard?

14          A. Adopted -- excuse me?

15          Q. Were you active in the 42.3 subcommittee at the  
16          time that the 42.3 subcommittee voted to adopt the DDR  
17          SDRAM standard?

18          A. Yes, I was.

19          Q. Did you vote on various proposals with respect  
20          to the DDR SDRAM standard?

21          A. I was involved in all of the activities of the  
22          committee at that time, yes.

23          Q. Did you vote on the proposal to use a dual edge  
24          clock in the DDR SDRAM standard?

25          A. The -- the voting whether to use the DDR or

1 not, at the time I was coordinating development between  
2 multiple companies, and so normally I would lead the  
3 discussion, and as leader, I would often choose not to  
4 vote such that I did not bias the outcome, but I was  
5 the leader of the discussion, so yes, I was involved.

6 Q. Were you familiar with the ballots proposing to  
7 use a dual edge clock in the DDR SDRAM system?

8 A. Yes, I was.

9 Q. And did you have an understanding of the dual  
10 edge clock being proposed in the DDR SDRAM system?

11 A. Yes, I did.

12 Q. Based on your understanding of dual edge clock  
13 being proposed for the DDR SDRAM standard at that time  
14 and based on your understanding of Mr. Hardell's  
15 presentation in April 1992, what differences, if any,  
16 do you understand there to be between the dual edge  
17 clock being proposed, as you understood it, in the  
18 ballot for the DDR SDRAM standard and Mr. Hardell's  
19 presentation?

20 MR. DETRE: Objection, Your Honor, calls for  
21 opinion testimony. The witness is being asked to make  
22 a comparison today. It is not based on any comparison  
23 he made in the past.

24 JUDGE MCGUIRE: That one's overruled. I think  
25 the way he asked that is utterly proper.



1           You can answer.

2           THE WITNESS: The differences was almost none.  
3           What Mr. Hardell was proposing is essentially what we  
4           ultimately wound up with in the standard for DDR.

5           MR. OLIVER: Could I have just a moment, Your  
6           Honor, please?

7           JUDGE McGUIRE: Go ahead.

8           (Counsel conferring.)

9           BY MR. OLIVER:

10          Q. Mr. Rhoden, could you please find JX-59? It's  
11          a JEDEC ballot that I believe you looked at this  
12          morning.

13          A. Okay.

14          MR. PERRY: Did you say 59?

15          MR. OLIVER: Fifty-nine, yes.

16          MR. PERRY: Thanks.

17          THE WITNESS: Okay, I have it.

18          BY MR. OLIVER:

19          Q. And you recall that we discussed this ballot  
20          this morning?

21          A. Yes, I do.

22          Q. Could you please explain what this ballot  
23          involved?

24          A. The subject of this ballot, as you see at the



1 it would indicate programmability of the device in  
2 other modes.

3 And one of the things that they would -- so,  
4 the horizontal is a representation of the register, and  
5 the lines that are connected to the boxes that you see  
6 here indicate the function represented as programmed by  
7 those bits within that register. So, at the top you  
8 see wrap length, and remember I said wrap length and  
9 burst length are the same thing. The second one, WT,  
10 wrap type, burst type, the same thing. And the bottom  
11 is latency mode, and latency mode and CAS latency are  
12 the same thing.

13 In fact, in this particular table, it's  
14 actually labeled CAS latency above the -- in the table  
15 at the bottom right-hand corner of the ballot itself.

16 Q. Just to be clear, how was the ballot proposing  
17 that the latency mode would be set?

18 A. The latency -- the latency mode in this ballot  
19 is proposed to be set by a programmable register, the  
20 mode register.

21 Q. And how is the ballot proposing that the wrap  
22 length would be set?

23 A. The wrap length/burst length would be set by  
24 programming a value into the mode register, a  
25 programmable register.

1 Q. Can you please explain briefly the events that  
2 led up to the JC-42.3 subcommittee issuing this ballot?

3 A. Sure. The committee itself actually discusses,  
4 as you saw, the many different options that you see,  
5 and in the process of standardization, we can't really  
6 have a plethora of approaches on how to support -- how  
7 to approach something. The concept is to just pick  
8 one. And so, the committee picked one to move forward,  
9 and this was the item that they picked to move forward.

10 So, the committee would pick one. Somebody  
11 would basically recommend that they send something out  
12 for ballot. That's what happened. Somebody  
13 recommended that they send this out for ballot, and  
14 then someone else would second, we would take a vote,  
15 send it out for ballot, and then actually vote on it.

16 Q. When was this ballot sent out?

17 A. You can see this ballot would have gone out in  
18 June 1992.

19 Q. Can I ask you to please find JX-13 in front of  
20 you, please? It's another set of minutes from July  
21 1992.

22 A. Okay. Thank you for telling me what type. It  
23 helps me find the pile.

24 MR. OLIVER: Actually, Your Honor, I realize  
25 I'm getting a little ahead of myself here, if I could

1 just take this moment to offer into evidence first

2 JX-10.

3 JUDGE McGUIRE: Any objection, Mr. Detre?

4 MR. DETRE: No objection.

5 JUDGE McGUIRE: If not, it's so entered.

6 (JX Exhibit Number 10 was admitted into  
7 evidence.)

8 MR. OLIVER: Your Honor, could I also offer  
9 into evidence CX-34, the meeting minutes from May 1992?

10 MR. DETRE: No objection.

11 JUDGE McGUIRE: Any objection? So entered.

12 (CX Exhibit Number 34 was admitted into  
13 evidence.)

14 BY MR. OLIVER:

15 Q. Mr. Rhoden, if I could direct your attention  
16 back to JX-13.

17 A. Okay, I have it.

18 Q. And do you recognize this document?

19 A. Yes, I do.

20 Q. What is it?

21 A. This would be meeting minutes from JC-42.3,  
22 DRAM committee, from July 1992.

23 Q. Were you present at this meeting?

24 A. Yes, I was.

25 Q. If I could direct your attention, please, to

1 page 9, do you see item 16 on that page, DRAM Ballot  
2 Counts?

3 A. Yes, I do.

4 Q. What does that item refer to?

5 A. In the minutes, we record -- when we have sent  
6 out a ballot and it has been voted on, we try to record  
7 the pertinent information about the discussion of that  
8 ballot in the minutes, and so this would have -- the  
9 ballot count, we would go through the subsequent things  
10 under -- the DRAM ballot count would have been ballots  
11 that were -- had been issued from either the previous  
12 meeting but were issued to be counted at this meeting.

13 Q. Now, the ballot reflected in JX-59, was that  
14 counted at the July 1992 meeting?

15 A. Let's see, this is the -- it probably would  
16 have been. Let me -- I'm looking for -- inside the  
17 minutes, we have to look for the JC -- the ballot  
18 number. Ballot number 85, and I'm --

19 Q. If I could direct your attention to paragraph  
20 16.3 on page 10.

21 A. Okay, thank you. Yes, it is that -- the mode  
22 register ballot.

23 Q. Did the mode register ballot pass?

24 A. Yes, it did, the -- you see the vote count was  
25 14 yes, five no and seven abstentions, and the voting

1 requirement inside of JEDEC is two-thirds. That means  
2 we have to have twice as many yes as to we do nos, and  
3 we do in this case, so the ballot did pass.

4 Q. So, if there is a vote with more than  
5 two-thirds majority, does that mean that the ballot  
6 then automatically passes?

7 A. That -- yes. I mean, the ballot actually  
8 passes when the vote count is two-thirds.

9 Q. Is there any further procedure that's taken?

10 A. Yes, inside the committee, we take the further  
11 procedure to discuss and resolve the -- or at least --  
12 I think perhaps the best term instead of resolve, we  
13 discuss and address all of the comments that had been  
14 made. Whether the comments were made in respect to a  
15 yes vote or a no vote or an abstain vote, anybody can  
16 make a comment on a ballot if they want to, and we make  
17 certain that we address the comments before proceeding  
18 further with the ballot.

19 Q. Why is JC-42.3 certain to address the comments  
20 before proceeding?

21 A. We did address the comments, yes.

22 Q. Why does the JC-42.3 subcommittee address the  
23 comments before proceeding?

24 A. Oh, I understand. Addressing the comments is  
25 part of the due process. In the standardization

1 procedure, we want to make certain that we give  
2 everybody the opportunity to speak and participate in  
3 the standardization process itself.

4 Q. If I could direct your attention back to page  
5 10, under item 16.3, it reads, "The vote was: 14 yes,  
6 5 no, 7 abstentions. The no votes were from Compaq,  
7 Hitachi, IBM, Rambus and TI."

8 Do you see that?

9 A. Yes, I do.

10 Q. Now, do you recall whether there was any  
11 discussion of the -- of any comments from Rambus?

12 A. Yes, there was.

13 Q. What do you recall about those discussions?

14 A. Well, the discussions actually would have been  
15 listed in here. You see they -- the companies, Compaq,  
16 IBM and Rambus, made the same comments to a previous  
17 ballot that had already been discussed and counted, and  
18 since they made the same comments, then we would verify  
19 in the meeting that the same comments and the same  
20 resolutions for those comments still applied, both with  
21 the committee and with the people who had made the  
22 comments.

23 Q. If I could direct your attention to page 9.

24 A. Okay.

25 Q. Underneath the heading 16.1.



1           A.   Okay.

2           Q.   About the fifth paragraph down beginning  
3   "Rambus," do you see that?

4           A.   Yes, yes, I do.

5           Q.   Does that reflect the Rambus comments?

6           A.   Yes, it does.

7           Q.   And those are the Rambus comments that you were

1 have been sent at this time, because it has passed the  
2 committee, but in this particular case, I think what we  
3 did is we decided to hold it and send it with a group  
4 of other ballots that were pending, that some had  
5 passed, and we sent the rest of them on in March 1993.  
6 That's when we sent the group of 15 that were the early  
7 fundamental definition of SDRAM.

8 Q. And that group was sent in March of '93, did  
9 you say?

10 A. Yes, it would have been. It did happen at that  
11 time.

12 Q. If I could direct your attention, please, to  
13 JX-56.

14 A. What --

15 Q. This is a JEDEC standard, a fairly thick  
16 document.

17 A. Okay, 56, okay. I have it.

18 MR. OLIVER: Your Honor, I realize I'm getting  
19 ahead of myself again. Could I at this time offer into  
20 evidence JX-13, please?

21 JUDGE McGUIRE: Any opposition, Mr. Detre?

22 MR. DETRE: No objection.

23 JUDGE McGUIRE: If not, so entered.

24 (JX Exhibit Number 13 was admitted into  
25 evidence.)

1 BY MR. OLIVER:

2 Q. Mr. Rhoden, do you recognize JX-56?

3 A. Yes, I do.

4 Q. What is it?

5 A. JX-56 is actually the JEDEC standard for memory  
6 and memory-related modules, devices, that sort of  
7 thing. It's a -- we refer to it as 21-C.

8 Q. If I could direct your attention to the middle

1 Q. Where would we find those features in Release  
2 4?

3 A. It would be under subsection 3.11, I think --  
4 I'm sorry, I don't have the page number for you.

5 Q. Mr. Rhoden, if I could direct your attention,  
6 please, to page 114.

7 A. 114, okay. I have 114.

8 Q. What is set forth on page 114 of JX-56?

9 A. Yes, this is actually the definition of the  
10 SDRAM mode register, and we see the similarity to the  
11 ballot that was previously discussed.

12 Q. Does this include programmable burst length?

13 A. It does.

14 Q. And where do you see that?

15 A. It's -- the programmable burst length is listed  
16 here under Burst Length in the top table, if you will,  
17 about the middle of the page there, you will see burst  
18 length in the left column and then bits identifying and  
19 then what BT-0 and -- the burst type is listed as.

20 Q. Does this also reflect programmable CAS  
21 latency?

22 A. It does that as well, and that's the bottom  
23 table on the bottom right-hand side. You can see that  
24 again it's a table that says latency mode at the right,  
25 CL identifying the bit definitions, and then the CE

1 latency that's listed in the column of 1, 2, 3 and 4,  
2 which is -- since it's in parentheses, the 4 item is  
3 optional.

4 MR. OLIVER: Your Honor, at this time I would  
5 like to offer JX-56 into evidence.

6 JUDGE McGUIRE: Any opposition?

7 MR. DETRE: No objection, Your Honor.

8 JUDGE McGUIRE: So entered.

9 (JX Exhibit Number 56 was admitted into  
10 evidence.)

11 MR. OLIVER: Your Honor, if I could interrupt  
12 just for a moment just to ask your preferences with  
13 respect to timing. We had hoped to try to finish with  
14 Mr. Rhoden today and tomorrow. We had hoped to finish  
15 our direct today or at the latest fairly early tomorrow  
16 morning to permit them to try to finish their cross  
17 tomorrow.

18 I do still have a moderate amount of material  
19 to cover. I don't know what your preference --

20 JUDGE McGUIRE: How much time do you think that  
21 will take, to conclude your direct?

22 MR. OLIVER: I'm guessing two to two and a half  
23 hours, Your Honor.

24 JUDGE McGUIRE: That's going to push us to  
25 about 6:30. To me, it doesn't matter. It may be a

1 good point to go ahead and take the next couple hours  
2 and try to get this portion of his testimony I think  
3 concluded, but if we could go another hour, then maybe  
4 start off again in the morning with another hour or  
5 hour and a half, then -- any comment by respondent?

6 MR. PERRY: I think that we would prefer the  
7 latter proposal, but if Your Honor prefers --

8 JUDGE McGUIRE: Okay, I think that makes sense  
9 at this point. Is there some area that you could go  
10 for perhaps another half hour or hour and then take a  
11 break, or is this a time that you would like to do  
12 that?

13 MR. OLIVER: Your Honor, if I could suggest  
14 perhaps if I could take five minutes to try to focus on  
15 what I could then do today --

16 JUDGE McGUIRE: Okay, let's take a five-minute  
17 break.

18 MR. OLIVER: Great. Thank you, Your Honor.

19 (A brief recess was taken.)

20 JUDGE McGUIRE: Okay, on the record.

21 BY MR. OLIVER:

22 Q. Mr. Rhoden, we left off after having discussed  
23 the JEDEC SDRAM standard. Do you recall that?

24 A. Yes, I do.

25 Q. And I believe you testified that the final set

1 of ballots on that was passed at the subcommittee level  
2 in March of 1993. Is that --

3 A. That is correct.

4 Q. Now, what standard-setting work, if any, did  
5 the JC-42.3 subcommittee do between May of 1993 and  
6 June of 1996?

7 A. Oh, a tremendous amount. The work -- inside  
8 JEDEC, there is a continuous time line of activity.  
9 Work -- it's -- while there are snapshots and we do  
10 collect groups of ballots at times, the work is  
11 continuous. We're always working on the improvements  
12 to what we have, improvements to what we've seen before  
13 and future generation of devices. So, that's three  
14 things we're always working on.

15 Q. Now, with respect to the SDRAM standard, what  
16 would future generation devices refer to?

17 A. Well, we call them future generation DRAM --  
18 SDRAM, we call them -- well, as you've seen, the future  
19 DRAM task group was one of the terms that we used for a  
20 group of activity that we used. Sometimes it was  
21 referred to as SDRAM II, sometimes it was just future  
22 DRAM.

23 Q. Did that eventually lead to a standard?

24 A. Eventually, all of the activity that's inside  
25 JEDEC will typically lead to a standard, all the

1 presentations and all of the activity. It usually has  
2 more to do with the timing and availability of process  
3 technology than with the actual information flow that  
4 takes place in JEDEC.

5 Q. Let me be more specific. You had described  
6 some of the standard-setting work that was being done  
7 in the JC-42.3 subcommittee between May of 1993 and  
8 June of 1996. Now, did the work that you are referring  
9 to eventually lead to a standard?

10 A. Yes, it did.

11 Q. What standard did it lead to?

12 A. Well, the next generation standard would have  
13 been the DDR standard that actually came out later.  
14 The name DDR was not coined until late 19 -- I forget,  
15 1996? Late 1996 is when the DDR standard came out.

16 Q. Now, after the SDRAM standard was adopted, did  
17 the JC-42.3 subcommittee begin to consider any other  
18 features for the next generation standard?

19 A. Well, certainly. Actually, in the committee,  
20 what usually happens is we take -- any time we've  
21 completed a particular snapshot, if you will --  
22 remember, this is an evolutionary time line, and we are  
23 continually changing and continually improving, if you  
24 will, the devices, the modules, all of the things that  
25 we're working with, and so through this continuous



1 evolutionary process, at points in time, we will ship  
2 out things that are -- this seem significant at least  
3 to the outside world but perhaps are not necessarily to  
4 the members, and we will take groups of ideas or groups  
5 of ballots, if you will, or groups of presentations and  
6 coagulate those into a release like you saw here,  
7 Release 4, and the things that we've been considering  
8 we continue to consider, and then we add new things to  
9 that. So, it is a -- do you understand what I mean by  
10 the process is a continuing one in terms of  
11 development?

12 Q. Thank you.

13 With respect to new features, if any, that were  
14 being considered by the JC-42.3 subcommittee for  
15 inclusion in the next standard, do you recall  
16 discussion of any new features to be added?

17 A. Sure, the presentation by Mr. Hardell from IBM  
18 had generated quite a bit of interest in the beginning,  
19 and actually we came very close to including it in the  
20 original SDRAM standard, and that's the one where we  
21 talked about the dual edge clocking, and at the time,  
22 for a number of different reasons, a lot of them had to  
23 do with process technology, we decided to actually  
24 postpone implementation of that until a later date.  
25 So, that continued as part of the discussion.

1           There were also improvements to the latency,  
2 write latency. Discussions took place of additions of  
3 PLLs into the devices themselves. Many topics like  
4 that were under discussion and discussed during that  
5 time frame, and many of those wound up in DDR  
6 ultimately.

7           Q. By the way, just to follow up on one thing you  
8 said, you referred to the decision not to include dual  
9 edge clocking in the SDRAM standard. Could you give a  
10 brief explanation based on your recollection as to why  
11 it was decided not to include dual edge clocking in the  
12 SDRAM standard?

13           A. Yes, the dual edge clocking was a technology  
14 that would have allowed us to use both edges of the  
15 clock, and certainly IBM was already doing that with  
16 devices that they were shipping at the time, and the  
17 discussion inside the committee essentially centered  
18 around, well, in the first place, we didn't need it,  
19 because the performance of the memory was substantial  
20 enough from a system perspective to be greater than the  
21 need of the system, and so we said, well, since we  
22 don't need it at this time, perhaps we don't need to  
23 expend the effort.

24           There were also some suppliers that -- their  
25 process technology -- and this is actually the process

1       technology in their fabs themselves -- that would have  
2       had a greater degree of difficulty implementing it in  
3       that time frame. They still needed to advance their  
4       process. Obviously, IBM's process was more advanced  
5       because they were already shipping that type of device,  
6       and some of the others were as well, but to allow a  
7       little bit of time, and for whatever reason, inside  
8       JEDEC, we basically pick a path, and we try to pick a  
9       path to get to a common agreement, a common standard,  
10      and anything that's a good idea sticks around, and we  
11      ultimately come back to it as well, and that's exactly  
12      what happened with dual edge clock.

13           Q. Mr. Rhoden, if I could ask you to locate JX-21  
14      in the documents in front of you. This is another set  
15      of meeting minutes from September of 1994.

16           A. Twenty?

17           Q. JX-21.

18           A. Twenty-one, okay, I have it.

19           Q. Mr. Rhoden, do you recognize JX-21?

20           A. Yes, I do.

21           Q. What is this document?

22           A. This is a JC-42.3 DRAM committee meeting in  
23      Albuquerque, New Mexico in September 1994.

24           Q. Were you present at this meeting?

25           A. Yes, I was.

1 Q. If I could direct your attention, please, to  
2 page 11 of JX-21 and specifically to item 11.3. It  
3 reads, "NEC SDRAM Mode Register Item 639."

4 Do you see that?

5 A. Yes, I see it.

6 Q. What does that refer to?

7 A. That refers to a presentation that NEC made  
8 about SDRAM mode register. It was a first showing, and  
9 it's in Attachment AA.

10 Q. Were you present when NEC made this proposal?

11 A. Yes, I was.

12 Q. Did you observe the NEC presentation?

13 A. Yes, I did.

14 Q. If I could ask you to turn, please, to

15 Attachment AA. It should be on, pldthat r t,f JXtr4f6r

it

1           Q. Was this presentation one that you would  
2 characterize as a proposed improvement on the previous  
3 standard or a proposal for a future generation standard  
4 or something else?

5           A. Well, the answer in a sense is yes and yes,  
6 because when a proposal is made, it's up to the  
7 committee to decide where to put it, obviously, but a  
8 proposal like this, when NEC made this proposal, their  
9 intent was to actually implement this functionality in  
10 whatever device, an existing device or a future device.  
11 They were making the proposal as an improvement to what  
12 we had today. So, it would be an improvement over a  
13 given device, and you can call that a new device if you  
14 like.

15          Q. If I could direct your attention to page 91,  
16 please.

17          A. Okay.

18          Q. Based on your observation of the NEC proposal  
19 at the time, what was your understanding of what NEC  
20 was proposing with respect to PLL enable mode?

21          A. NEC was proposing including a PLL on board the  
22 chip to actually synchronize the phased relationship of  
23 the internal clock to the external clock. You can see  
24 the two boxes on the page there. The left-hand side  
25 says without PLL and the right-hand side says with PLL.

1 Q. At the time you observed this proposal, did you  
2 have an understanding of the term "PLL"?

3 A. Yes, I did.

4 Q. What was your understanding?

5 A. The classic terminology for PLL is phased lock  
6 loop, and in this case it was used to synchronize the  
7 clocks.

8 Q. In September 1994 when you observed this  
9 proposal, did -- were you familiar with the term  
10 "delayed lock loop"?

11 A. Yes, I was.

12 Q. And based on your understanding in September  
13 1994, what, if any, was the difference between a phased  
14 lock loop and a delayed lock loop?

15 A. Well, in the implementation that NEC was  
16 proposing, there was essentially no difference. They  
17 were proposing something to allow the synchronization  
18 of clock, so delayed lock loop and phased lock loop, we  
19 have used both terms interchangeably inside JEDEC.

20 Q. Based on your understanding of the --

21 MR. DETRE: Objection, Your Honor, I would like  
22 to move to strike that last answer as speculation  
23 unless it was based on something that NEC actually  
24 said. It wasn't clear to me whether that was the  
25 witness' opinion or whether this was actually based on

1 his observation of the presentation.

2 JUDGE McGUIRE: Well, let's clarify. Was that  
3 based on your observation or as an opinion, because I  
4 can't hear your opinion.

5 THE WITNESS: Well, actually, it's not my  
6 opinion. I myself have made presentations about the  
7 PLL/DLL being the same inside JEDEC, and the discussion  
8 that took place about this at the time that NEC made it  
9 used both terms, because that's all -- that's kind of  
10 an ongoing discussion that's taken place inside JEDEC  
11 for a long time.

12 JUDGE McGUIRE: Okay, so noted. You may  
13 proceed.

14 BY MR. OLIVER:

15 Q. Mr. Rhoden, based on your understanding of the  
16 JEDEC disclosure policy as of September 1994, did the  
17 NEC presentation trigger any disclosure obligation?

18 A. Certainly, it was a presentation inside of  
19 JEDEC, so yes, the requirement to disclose was  
20 certainly there.

21 Q. Mr. Rhoden, if I could ask you next to turn to  
22 Exhibit JX-26. It's another set of meeting minutes  
23 from the May 1995 meeting.

24 A. Okay. Twenty-six, JX-26 you said?

25 Q. Yes.

1 A. Okay.

2 MR. OLIVER: Actually, before I ask any  
3 questions about that, Your Honor, at this time could I  
4 offer into evidence JX-21?

5 JUDGE McGUIRE: Mr. Detre?

6 MR. DETRE: No objection, Your Honor.

7 JUDGE McGUIRE: So admitted.

8 (JX Exhibit Number 21 was admitted into  
9 evidence.)

10 BY MR. OLIVER:

11 Q. Mr. Rhoden, directing your attention now to  
12 JX-26, do you recognize this document?

13 A. Yes, I do.

14 Q. What is it?

15 A. This is meeting minutes from JC-42.3 DRAM  
16 committee in May of 1995.

17 Q. Were you present at this meeting?

18 A. Yes, I was.

19 Q. Could I ask you to turn, please, to page 10 of  
20 JX-26.

21 A. Okay.

22 Q. If I could direct your attention down to 13.7,  
23 it reads, "Hyundai SyncLink no item."

24 Do you see that?

25 A. The Hyundai SyncLink? Yes, I do.



1 Q. As of May 1995, did you have an understanding  
2 of what SyncLink was?

3 A. Yes, I did.

4 Q. What was SyncLink?

5 A. SyncLink was a consortium of people involved in  
6 the memory industry, and they were working to develop a  
7 proposal for a future type of DRAM.

8 Q. If you see the paragraph that follows that, it  
9 begins, "A presentation was made by Hyundai (see  
10 Attachment Y)."

11 Do you see that?

12 A. Yes, I do.

13 Q. Were you present at the time that Hyundai made  
14 a presentation on SyncLink?

15 A. Yes, I was.

16 Q. And did you observe that presentation?

17 A. Yes, I did.

18 Q. Mr. Rhoden, what do you recall about the  
19 SyncLink presentation at the May 1995 JEDEC meeting?

20 A. Primarily that it was a high-level presentation  
21 by Mr. Tabrizi. It was an overview of the proposals  
22 for what came to be known as SLDRAM, they called it,  
23 SyncLink DRAM at that time.

24 (Counsel conferring.)

1           Q. Mr. Rhoden, if I could ask you to turn to page  
2 111, please.

3           A. Okay.

4           Q. This bears a caption at the top that reads,  
5 "Mitsubishi Electric," and then under that it also  
6 says, "64Mbit SyncLink SDRAM."

7                   Do you see that?

8           A. Yes.

1 Q. Mr. Rhoden, if I could ask you to turn to page  
2 112, please.

3 A. Okay.

4 Q. And particularly I'd like to direct your  
5 attention to the language underneath Signal Name -  
6 Definition. It reads, "Strobe-in, reference clock,  
7 both edge for input, positive edge for output."

8 Do you see that?

9 A. Yes, I do.

10 Q. What was -- again, based on your observation at  
11 the time, what was Mitsubishi proposing?

12 A. Mitsubishi was proposing here a reference  
13 clock. Both edge for input is basically, if you want  
14 to think about it, it's a dual edge input. Both edge  
15 for input and positive edge for output, they were using  
16 a combination, if you would.

17 MR. STONE: Your Honor, if you would ask the  
18 witness to speak a little closer to the mike.

19 JUDGE McGUIRE: Mr. Rhoden, if you could speak  
20 up, he can't hear you. I know it's getting towards the  
21 end of the day, you're probably getting tired, but we'd  
22 appreciate it.

23 THE WITNESS: I'm slouching back in my chair,  
24 so --

25 JUDGE McGUIRE: I think we all are at this

1 point.

2 BY MR. OLIVER:

3 Q. Mr. Rhoden, if I could direct your attention  
4 back to page 10, please.

5 A. Okay, all right.

6 Q. Looking again at item 13.7 under Hyundai  
7 SyncLink.

8 A. Okay.

9 Q. Looking now three lines down, part way through  
10 that line, it begins, "The patent issues were a concern  
11 in this proposal. It was stated that no known patents  
12 exist on this proposal. It was intended to be an open  
13 system."

14 Do you see that?

15 A. Yes, I do.

16 Q. Do you recall any discussion of that item at  
17 the meeting?

18 A. There were -- there was a discussion that  
19 people, since it was a new proposal that came in that  
20 was fundamentally different in a lot of ways from the  
21 kind of work that we had been doing inside JEDEC,  
22 people were concerned that perhaps there might be  
23 patent issue, and the discussion ensued about -- I  
24 believe Mr. Tabrizi at this time, it is my  
25 recollection, is that he was trying to inform the

1 committee that he was not aware of anyone else that had  
2 any patents that might apply to this.

3 Q. Do you recall any discussion of Rambus in  
4 connection with that patent discussion?

5 A. I do not.

6 Q. Did Mr. -- did Mr. Tabrizi give any explanation  
7 as to why he thought that SyncLink would be an open  
8 standard?

9 A. Well, part of the proposal when they brought it  
10 into the JEDEC body was to make certain that everyone  
11 understood and knew that the participants inside  
12 SyncLink intended to follow the JEDEC patent policy and  
13 develop an open standard. That was their stated  
14 objective for a long time, and they made that perfectly  
15 clear to all the people involved.

16 MR. OLIVER: I'm sorry, Your Honor, one minute,  
17 please?

18 JUDGE McGUIRE: Go ahead.

19 (Counsel conferring.)

20 BY MR. OLIVER:

21 Q. Mr. Rhoden, if I could ask you to find JX-28,  
22 please. This would be in the pile of meeting minutes.  
23 This would be the December 1995 meeting.

24 A. Are we complete with 26 here?

25 Q. Excuse me, JX-28.

1 A. Oh, JX-28, okay. Okay, I have JX-28.

2 MR. OLIVER: Actually, before I ask you any  
3 questions, Your Honor, at this point, I would like to  
4 offer into evidence JX-26, please.

5 JUDGE McGUIRE: Any opposition?

6 MR. DETRE: No opposition, Your Honor.

7 JUDGE McGUIRE: So entered.

8 (JX Exhibit Number 26 was admitted into  
9 evidence.)

10 BY MR. OLIVER:

11 Q. Mr. Rhoden, do you recognize JX-28?

12 A. Yes, I do.

13 Q. Were you present at this meeting?

14 A. Yes, I was.

15 Q. If I could direct your attention, please, to  
16 page 6.

17 A. Okay.

18 Q. If I could direct your attention to the top of  
19 the page, 8.6, SDRAM-Lite Survey Results.

20 Do you see that?

21 A. Yes, I do.

22 Q. As of December 1995, did you have an  
23 understanding of what SDRAM-Lite referred to?

24 A. Yes, actually, SDRAM-Lite was a series of  
25 proposals for modification to the existing SDRAM

1 standard for creation of a subset device, if you will,  
2 to create a "lite," in the same way of light beer, but  
3 in any event a lighter proposal.

4 Q. What do you mean by a lighter proposal?

5 A. Well, with fewer -- a reduced feature set. By  
6 reducing the feature set in some way, they would save  
7 manufacturing costs through testing and through  
8 capabilities.

9 Q. Would the proposal have affected in any way  
10 either the programmable CAS latency or programmable  
11 burst length features of the SDRAM standard?

12 A. Yes, sir, they were proposing that would be  
13 fixed. That was one of the proposals that was under  
14 consideration for SDRAM-Lite, was that they be fixed.

15 Q. As of December 1995, did you have an  
16 understanding why it was proposed to make those fixes?

17 A. Some of the suppliers were expressing an  
18 interest that they wanted to pursue this avenue as a  
19 way to reduce the cost of the device, because the  
20 programmable nature added additional test costs,  
21 because they had to test both features or three --  
22 however many features there were, they had to test all





1 A. Yes, I did.

2 Q. If I could direct your attention, please, to  
3 page 34.

4 A. Okay, I have it.

5 Q. This is a page with the title Future SDRAM  
6 Features Survey Ballot.

7 Do you see that?

8 A. Yes see it.

9 Q. If I could direct your attention to the third  
10 bullet point, "Take the Time to Do It Right." Based on  
11 MOSAID's presentation of the discussion that you  
12 observed at the time, did you have an understanding of  
13 what was meant by "take the time to do it right"?

14 A. MOSAID was proposing that in creation of a next  
15 generation device that we take our time, we use special  
16 task group meetings and put a number of people together  
17 to develop the next generation of device, and so take  
18 your time to do it right was Mr. Allen's approach to  
19 having the information -- having the feature set and  
20 functionality of the next generation device go under a  
21 lot of scrutiny for as long as it took to get it right,  
22 so to speak.

23 Q. Can I direct your attention to the last bullet  
24 point on that page, please, "Create another Standard  
25 that will Stand the Test of Time."

1 Do you see that?

2 A. The last bullet item?

3 Q. Yes.

4 A. Yeah, "Create another Standard that will Stand  
5 the Test of Time"?

6 Q. Yes.

7 A. Yes, I see it.

8 Q. Based on your observation of the presentation  
9 of the MOSAID survey ballot and other discussions, did  
10 you have an understanding of what was meant by "create  
11 another standard that will stand the test of time"?

12 A. Yes, the intent of saying what was said here  
13 was that it's essentially based on taking the time to  
14 do it right. If you invest the proper amount of time  
15 and the proper amount of resources, then you will  
16 create something that is serviceable in the industry  
17 for a long period of time, and so in that sense, stand  
18 the test of time. Time in the electronics industry is  
19 a relative term.

20 Q. If I could direct your attention to the next  
21 page, page 35. Under heading 4, Conclusions, 4.1,  
22 Issues with Strong Support (>2/3)," do you see that?

23 A. Issues -- yes.

24 Q. If I could direct your attention down about  
25 nine bullet points down, it reads, "On chip PLL/DLLs to

1       reduce clock access time."

2               Do you see that?

3           A.   Yes, I do.

4           Q.   I think before I ask the next question, before  
5       this meeting, did you actually receive a copy of the  
6       survey ballot?

7           A.   Yes.  Before the meeting?  Yeah, the way survey  
8       ballots actually work is the survey ballots were sent  
9       out along -- some period of time in advance.  People  
10       had the opportunity to look over them and make  
11       comments, and survey ballots were intended to gather  
12       information so we could gauge a sense of the direction  
13       that we should take.

14          Q.   Did you review this survey ballot when you  
15       received it?

16          A.   Yes, I did.

17          Q.   Based on your review of the survey ballot and  
18       the presentation by MOSAID on the results of the survey  
19       ballot, as of December 1995, did you have an  
20       understanding of the reference to on-chip PLL/DLLs to  
21       reduce clock access time under 4.1?

22          A.   Yes, I did.

23          Q.   What was your understanding at the time?

24          A.   My understanding was similar, in fact, to the  
25       presentation that had been made by NEC in earlier

1 presentations and discussed inside the committee. The  
2 use of the PLL/DLL, and you see it here used as  
3 interchangeable terms, because sometimes we would argue  
4 about which term was which, and so finally we decided  
5 it didn't matter. So, the PLL/DLL, as it's referenced  
6 here, actually showed up as a method to allow us to  
7 synchronize the internal clock of the device with the  
8 external clock.

9 Q. How did this particular feature get on the  
10 survey ballot in the first place?

11 A. Well, everything that shows up in a survey  
12 ballot is either from a presentation or from an earlier  
13 discussion that takes place in JEDEC. Usually what  
14 happens is feature sets come around, they come up  
15 through discussions, and especially when it starts  
16 taking an inordinate amount of committee time, we will  
17 say, look, let's take some of these items, put them in  
18 a survey ballot, and see if we can gauge the level of  
19 support, see if we can identify a direction that we  
20 might want to go. So, the short answer to your  
21 question is this came from earlier discussions that  
22 took place inside JEDEC.

23 Q. If I could direct your attention back to page  
24 6, please.

25 A. Page 6?

1 Q. Yes.

2 A. Okay.

3 Q. Again, under 8.8, SDRAM Feature Survey Ballot  
4 Results, and after Attachment G, it reads, "MOSAID  
5 noted that they had a patent pending on DLL and noted  
6 that it was a particular implementation and may not be  
7 required to use the standard."

8 Do you see that?

9 A. Yes, I do.

10 Q. Do you have an understanding as to how that  
11 item came to be raised at a JEDEC meeting?

12 A. As is typically the case, somebody would stand  
13 up and say, hey, look, we have some IP related to this  
14 area, as Mr. Allen did in this case, and it would be  
15 normally listed to where it can be referenced, and his  
16 statement is it may be required -- it may involve the  
17 work that's going on. His discussion about it was that  
18 it was very specific, so it may only apply to a  
19 particular implementation.

20 Q. If I could direct your attention again back to  
21 page 35, please.

22 A. Okay.

23 Q. Towards the bottom of the page, on 4.2, Issues  
24 with Mixed Support, the fourth bullet point.

25 A. 4.2, okay.

1           Q. The fourth bullet point reads, "Using both  
2 edges of the clock for sampling inputs."

3           Do you see that?

4           A. Yes.

5           Q. Again, was that an item that you had seen in  
6 the survey ballot itself?

7           A. That is correct.

8           Q. Based on your review of the survey ballot and  
9 the presentation on the results by MOSAID that took  
10 place in that meeting, did you have an understanding in  
11 December 1995 what was meant by using both edges of the  
12 clock for sampling inputs?

13          A. Yes, I did.

14          Q. Based on your understanding in December 1995,  
15 what, if any, differences were contemplated by the  
16 proposal to use both edges of the clock as included in  
17 the survey ballot as opposed to the IBM presentation of  
18 dual edge clock in April 1992?

19          A. Well, in operation -- and the utilization of  
20 both edges of a clock to do work is -- is and was a  
21 common discussion, and on the survey ballot and as  
22 presented in Mr. Hardell's position from IBM, it's  
23 extremely similar. If not exactly the same, certainly  
24 similar.

25           MR. OLIVER: Your Honor, at this time, I would

1 like to actually on a timely basis offer JX-28 into  
2 evidence, please.

3 JUDGE McGUIRE: Mr. Detre?

4 MR. DETRE: No objection.

5 JUDGE McGUIRE: So admitted.

6 (JX Exhibit Number 28 was admitted into  
7 evidence.)

8 BY MR. OLIVER:

9 Q. If I could ask you to find JX-29 in your pile,  
10 another set of meeting minutes, this time from a 1996  
11 meeting.

12 A. Okay.

13 Q. Do you recognize JX-29?

14 A. Yes, I do.

15 Q. What is that document?

16 A. This is an interim committee meeting for the  
17 JC-42.3 in January 1996.

18 Q. What is an interim meeting?

19 A. As I explained, we have four regularly  
20 scheduled meetings per year, and often times during  
21 high levels of activity, we schedule meetings in  
22 between those other meetings, and this would have been  
23 one of those meetings, sometimes called special  
24 meetings, sometimes called interim meetings. They're  
25 called interim because they're between two other

1 meetings, two regular meetings.

2 Q. Were you present at the January 1996 interim  
3 meeting?

4 A. Yes, I was.

5 Q. I'd like to direct your attention, please, to  
6 page 4 of JX-29.

7 A. Okay.

8 Q. Specifically, if I could direct your attention  
9 to item 6.2, Micron Future SDRAM Clock Issues.

10 Do you see that?

11 A. 6.2, yes, I do.

12 Q. Now, what did this item refer to?

13 A. This would have -- this was a presentation made  
14 by Micron at the meeting and would be included here in  
15 Attachment F.

16 Q. Were you present at the meeting when Micron  
17 made the presentation?

18 A. Yes, I was.

19 Q. Did you observe Micron's presentation?

20 A. Yes, I did.

21 Q. What was Micron's presentation about?

22 A. Micron's presentation was about the topic that  
23 you see here, the SDRAM clock and issues that they had  
24 with the clock itself.

25 Q. Could I ask you to turn to Attachment F,



1 please. I believe you'll find it at page 17.

2 A. I'm in the middle -- okay, 17.

3 Q. Is this the Micron presentation that was made  
4 at the January 1996 meeting?

5 A. That is correct.

6 Q. Based on your observation of the presentation  
7 and any related discussions, as of January 1996, did  
8 you have an understanding of what was referred to by  
9 PLL/DLL circuits?

10 A. Yes.

11 Q. Could you please explain what your  
12 understanding was as of January 1996?

13 A. That DLL/PLL circuits or that PLL/DLL, as it's  
14 listed here, were circuits that were intended to be  
15 used to adjust the phased relationship between the  
16 outside clock of the device and the inside clock of the  
17 device.

18 Q. Was Micron proposing to place the PLL/DLL  
19 circuits on the DRAM chip or outside the DRAM chip or  
20 elsewhere?

21 A. Well, actually, Micron was proposing that --  
22 they were identifying that there's two separate  
23 approaches. There's another way to essentially do the  
24 same type of thing. So, Micron was proposing an  
25 alternative way.

1 Q. Thank you, it was an imprecise question on my  
2 part.

3 The PLL/DLL circuit that Micron was referring  
4 to in its comparison, was it referring to an on-chip  
5 PLL/DLL or PLL/DLL located elsewhere?

6 A. Oh, yes, it was an on-chip PLL/DLL that they  
7 were referring to.

8 Q. What was Micron actually proposing with its  
9 presentation?

10 A. Well, as you can see, the first two page, they  
11 say there's two different objectives, the PLL/DLL, and  
12 they gave some description, and they show echo clock,  
13 which is another methodology to accomplish  
14 synchronization of data, which was the ultimate goal of  
15 the PLL/DLL.

16 Q. What is an echo clock?

17 A. An echo clock is just another methodology of  
18 creating some method to determine when data would be  
19 arriving and data would be valid.

20 Q. Was Micron proposing echo clock as an  
21 alternative to on-chip PLL/DLL?

22 A. That was part of the presentation they were  
23 making. They were making a proposal so you could see  
24 that there are issues with both of them, there's  
25 advantages and disadvantages. I'm not sure that they

1 necessarily said exactly which one they would like to  
2 do, but certainly they -- by presenting the differences  
3 here, they wanted to bring up the discussion such that  
4 we could have it inside the committee.

5 If you look at their conclusion foil at the  
6 end, you can see that they -- they conclude that there  
7 is some -- the word that they use is overwhelming. And  
8 it's a recommendation, work added they said.

9 Q. You are referring to on page 22?

10 A. Yes, I am.

11 Q. Now, based on your understanding of the JEDEC  
12 disclosure policy as of January 1996, was it your  
13 understanding that the Micron presentation at  
14 Attachment F would have triggered the JEDEC disclosure  
15 policy?

16 A. Certainly, any activity that takes place inside  
17 the meeting, and this is a presentation that was made  
18 in a meeting, and so certainly it would have triggered.

19 Q. You referred to any activity. Could you  
20 explain that?

21 A. Oh, discussions, presentations, ballots,  
22 anything that's taking place inside the committee is  
23 what will trigger -- when we're having a topic  
24 discussed, and certainly they would be discussing about  
25 presentations, because this would be somebody

1 physically standing up there and showing their work,  
2 and a discussion would be taking place in the  
3 committee.

4 MR. OLIVER: Your Honor, I'd like to offer  
5 JX-29 into evidence.

6 JUDGE McGUIRE: Any objection?

7 MR. DETRE: No objection, Your Honor.

8 JUDGE McGUIRE: Entered at this time.

9 (JX Exhibit Number 29 was admitted into  
10 evidence.)

11 BY MR. OLIVER:

12 Q. Mr. Rhoden, could I please ask you to find  
13 JX-31 in the pile in front of you? It's another set of  
14 meeting minutes, this time from March 1996.

15 A. I have it.

16 Q. Do you recognize JX-31?

17 A. Yes, I do.

18 Q. What is it?

19 A. This is meeting minutes from JC-42.3 from March  
20 1996.

21 Q. Were you present at this meeting?

22 A. Yes, I was.

23 Q. If I could direct your attention to page 64,  
24 please.

25 A. Okay.

1 Q. Do you recognize the document appearing at page  
2 64?

3 A. Yes, I do.

4 Q. What is it?

5 A. This is actually a presentation that I made  
6 about future DRAM possibilities, proposals, if you  
7 will. Feature sets, how's that?

8 Q. When you made this presentation, were you  
9 intending to direct this presentation towards a  
10 revision of the past SDRAM standard or towards a future  
11 standard?

12 A. Well, you could consider -- as -- recall, as I  
13 said, when a presentation is made, the committee can  
14 decide either way, but in terms of this particular  
15 presentation, it was intended to be for a future DRAM  
16 standard, because what you see here is a change in the  
17 interface level. At the very top, under SDRAM  
18 Features, it says LVTTL, and the next line over that  
19 has the arrow that says SSTL3. That would be a change  
20 of interface levels of the device and so necessarily  
21 would indicate a new device.

22 Q. If I could direct your attention to the caption  
23 Function on the left-hand side. Do you see that?

24 A. Yes.

25 Q. Underneath that it says, "CAS latency."

1           Do you see that?

2           A. Yes, I do.

3           Q. What were you intending to propose with your  
4 reference to CAS latency there?

5           A. It's actually showing CAS latency, we -- that  
6 various frequencies of operation, perhaps we needed  
7 more than the two values that we were then using, which  
8 was two and three. Perhaps we would need to add three  
9 and four, four and five, at future frequencies.

10          Q. Did you propose any particular method of  
11 determining the CAS latency?

12          A. I did not.

13          Q. Did you have any understanding as to what the  
14 method to determine the CAS latency likely would have  
15 been?

16          A. Well, actually, in this case, by this time we  
17 were already utilizing and shipping the programmable  
18 mode register to determine CAS latency, so I didn't  
19 include that here, because it was already assumed that  
20 that's where we would handle it. I was merely  
21 proposing some additional values that we consider.

22          Q. Just to be clear, it was assumed that  
23 programmable CAS latency would be continued for use in  
24 the next standard, is that what you're saying?

25          A. Oh, yes, certainly.

1 Q. If I could direct your attention to the last  
2 function on the list, the burst length.

3 A. Yes.

4 Q. Again, what were you intending to propose with  
5 respect to burst length?

6 A. Actually, it was -- the proposal was that the  
7 demand for two, four and eight continues for a long  
8 time, and so the proposal was to continue the same  
9 programmable nature of two, four and eight throughout  
10 the future devices themselves.

11 Q. If I could direct your attention to the sixth  
12 item, it reads, "On Chip PLL/DLL."

13 Do you see that?

14 A. Yes.

15 Q. What were you intending to propose with that  
16 reference?

17 A. My proposal was that as we went to higher  
18 frequencies, perhaps we would want to include a PLL/DLL  
19 as a method of phase adjusting the clocks inside of the  
20 devices.

21 Q. Did your proposal favor either a PLL or a DLL?

22 A. No, you can see it says PLL/DLL. I --  
23 remember, I used the term, as did others,  
24 interchangeably. I did not distinguish between PLL and  
25 DLL.

1           Q. Based on your understanding of the JEDEC  
2 disclosure policy in March of 1996, did your  
3 presentation constitute JEDEC work?

4           A. Yes, it did, certainly.

5           Q. And would your presentation have triggered any  
6 disclosure obligation?

7           A. Yes, it would have, certainly.

8           MR. OLIVER: Your Honor, I see it's 5:00. This  
9 is probably a good breaking point.

10           JUDGE McGUIRE: Okay, very good, Counsel. This  
11 hearing then is adjourned until 9:30 a.m. on Friday.  
12 Thank you very much, everyone. Have a good evening.

13           (Whereupon, at 5:00 p.m., the hearing was  
14 adjourned.)

15

16

17

18

19

20

21

22

23

24

25



## 1 C E R T I F I C A T I O N O F R E P O R T E R

2 DOCKET NUMBER: 9302

3 CASE TITLE: RAMBUS, INC.

4 DATE: MAY 1, 2003

5

6 I HEREBY CERTIFY that the transcript contained  
7 herein is a full and accurate transcript of the notes  
8 taken by me at the hearing on the above cause before  
9 the FEDERAL TRADE COMMISSION to the best of my  
10 knowledge and belief.

11

12 DATED: 5/2/03

13

14

15

16 SUSANNE BERGLING, RMR

17

## 18 C E R T I F I C A T I O N O F P R O O F R E A D E R

19

20 I HEREBY CERTIFY that I proofread the  
21 transcript for accuracy in spelling, hyphenation,  
22 punctuation and format.

23

24

25 DIANE QUADE

For The Record, Inc.  
Waldorf, Maryland  
(301) 870-8025