| 1  | FE              | DERAL TRADE COMMISSION  |
|----|-----------------|-------------------------|
| 2  | I N             | I D E X (PUBLIC RECORD) |
| 3  |                 |                         |
| 4  | WITNESS: DIRECT | CROSS REDIRECT RECROSS  |
| 5  | Jacob 5352      | 2                       |
| 6  |                 |                         |
| 7  | EXHIBITS        | FOR ID IN EVID          |
| 8  | СХ              |                         |
| 9  | Number 110      | 5351                    |
| 10 |                 |                         |
| 11 | RX              |                         |
| 12 | Number 236      | 5350                    |
| 13 | Number 250      | 5350                    |
| 14 | Number 562      | 5351                    |
| 15 | Number 1443     | 5351                    |
| 16 | Number 1695     | 5351                    |
| 17 |                 |                         |
| 18 | DX              |                         |
| 19 | Numbers 62-94   | 5459                    |
| 20 | Numbers 95-99   | 5581                    |
| 21 | Number 100      | 5516                    |
| 22 | Number 101      | 5536                    |
| 23 | Number 102      | 5555                    |
| 24 | Number 103      | 5557                    |

25 Numbers 104-109 5581

1 UNITED STATES OF AMERICA 2 FEDERAL TRADE COMMISSION 3 4 In the Matter of: ) ) Docket No. 9302 5 Rambus, Inc. 6 -----) 7 8 9 Monday, June 16, 2003 10 9:30 a.m. 11 12 13 TRIAL VOLUME 28 14 PART 1 15 PUBLIC RECORD 16 BEFORE THE HONORABLE STEPHEN J. McGUIRE 17 Chief Administrative Law Judge 18 19 Federal Trade Commission 20 600 Pennsylvania Avenue, N.W. 21 Washington, D.C. 22 23 24 25 Reported by: Josett F. Hall, RMR-CRR For The Record, Inc.

Waldorf, Maryland (301) 870-8025 1 APPEARANCES:

2

```
3
      ON BEHALF OF THE FEDERAL TRADE COMMISSION:
 4
              M. SEAN ROYALL, Attorney
 5
              GEOFFREY OLIVER, Attorney
 6
              JOHN C. WEBER, Attorney
 7
              MICHAEL FRANCHAK, Attorney
 8
              CARY ZUK, Attorney
              SUZANNE MICHEL, Attorney
 9
              Federal Trade Commission
10
11
              601 New Jersey Avenue, N.W.
12
              Washington, D.C. 20580-0000
13
              (202) 326-3663
14
      ON BEHALF OF THE RESPONDENT:
15
16
              GREGORY P. STONE, Attorney
17
              STEVEN M. PERRY, Attorney
18
              PETER A. DETRE, Attorney
19
              SEAN GATES, Attorney
20
              Munger, Tolles & Olson LLP
21
              355 South Grand Avenue, 35th Floor
22
              Los Angeles, California 90071-1560
23
              (213) 683-9255
24
25
```

1 APPEARANCES:

ON BEHALF OF THE RESPONDENT: A. DOUGLAS MELAMED, Attorney Wilmer, Cutler & Pickering 2445 M Street, N.W. Washington, D.C. 20037-1420 (202) 663-6090 

| 1  | PROCEEDINGS   |
|----|---|
| 2  |   |
| 3  | JUDGE McGUIRE: This hearing is now in order.          |
| 4  | Counsel, good morning. We want to say hi to           |
| 5  | you back again, Mr. Detre. We heard the good news and |
| 6  | we're very pleased to hear that.                      |
| 7  | MR. DETRE: Thank you very much, Your Honor.           |
| 8  | JUDGE McGUIRE: Congratulations.                       |
| 9  | MR. DETRE: Thank you, Your Honor.                     |
| 10 | JUDGE McGUIRE: Any items we need to take up           |
| 11 | before we get started this morning?                   |
| 11 | b few exhibits 11 b exhibits                          |

1 MR. DETRE: RX-1443, a Toshiba document about a 2 meeting Mr. Kellogg attended. 3 MR. OLIVER: No objection. 4 JUDGE McGUIRE: Entered 5 (RX Exhibit Number 1443 was admitted into 6 evidence.) 7 MR. DETRE: RX-1695, another e-mail by 8 Mr. Kellogg. 9 MR. OLIVER: No objection. JUDGE McGUIRE: Entered. 10 (RX Exhibit Number 1695 was admitted into 11 12 evidence.) 13 MR. DETRE: And RX-562, some JEDEC meeting 14 minutes. 15 MR. OLIVER: No objection. 16 JUDGE McGUIRE: Entered. 17 (RX Exhibit Number 562 was admitted into 18 evidence.) 19 MR. OLIVER: Your Honor, we also wish to move in one exhibit, CX-110, the meeting minutes from the 20 42.5 subcommittee of June 1996. 21 MR. DETRE: No objection. 22 23 JUDGE McGUIRE: So entered. (CX Exhibit Number 110 was admitted into 24 25 evidence.)

1 JUDGE McGUIRE: Thank you very much. 2 Anything else we need to take up this morning 3 before we begin? MR. OLIVER: No, Your Honor. 4 5 JUDGE McGUIRE: Then at this time complaint 6 counsel may call its next witness. MR. OLIVER: Thank you, Your Honor. 7 Complaint counsel calls Professor Bruce Jacob. 8 JUDGE McGUIRE: Okay. Sir, would you please 9 10 approach the bench and you'll be sworn in by the court 11 reporter. 12 13 Whereupon --14 BRUCE LEDLEY JACOB a witness, called for examination, having been first 15 16 duly sworn, was examined and testified as follows: 17 JUDGE McGUIRE: Go ahead, Mr. Oliver. 18 DIRECT EXAMINATION 19 BY MR. OLIVER: 20 Good morning, Professor Jacob. Ο. 21 Α. Good morning. 22 Ο. How are you today? 23 I'm good. Α. Could you please state your full name for the 24 Q. 25 record.

1 Bruce Ledley Jacob. Α. 2 Q. Professor Jacob, what is your current 3 position? 4 I'm an associate professor at the University of Α. 5 Maryland in the electrical and computer engineering 6 department. 7 Ο. How long have you been a professor at the 8 University of Maryland? 9 Α. Six years. 10 Are you tenured? Ο. 11 Α. Yes, I am. 12 When did you get tenure? Q. 13 Α. This past year. 14 Q. Congratulations. 15 Thank you very much. Α. 16 What does it mean to receive tenure at the Ο. 17 University of Maryland? 18 Α. It's a lifetime appointment and it means that 19 you've done a very good job of doing research and 20 advising students, employing students, that sort of 21 thing, teaching. 22 Ο. Could you please describe in general terms your 23 field of research. In general terms, I'm a computer architect and 24 Α. 25 I study memory systems, meaning DRAM systems and cache

1 systems and that sort of thing.

2 Q. Now, why did you decide to specialize in memory 3 systems? 4 Because it is perhaps the most important facet Α. 5 of computer design when you're trying to build faster 6 systems, systems that perform better. The memory 7 system is more important than speeding up the CPU at 8 this point. Professor Jacob, let me take a step back and 9 Ο. 10 ask first about your educational background. Did you receive an undergraduate degree? 11

12 A. Yes, I did.

13 Q. What was that degree?

14 A. The honors baccalaureate, a bachelor's,

15 cum laude in mathematics from Harvard.

Q. Now, after graduating from Harvard, did you doany professional work relating to computer

18 engineering?

19 A. Yes, I did.

20 Q. What was your first job in computer

21 engineering?

22 A. I was a software engineer at

23 Boston Technology.

24 Q. What did you do at Boston Technology?

25 A. I was -- I designed the software applications

1 for their embedded system.

2 Q. Can you explain in a bit more detail what your 3 responsibilities were there?

A. I was building their voice mail system. It's a
distributed telecommunications product and I was
writing the software code that would implement things
like foreign-language systems, Japanese, French,
Spanish.

9 Q. Now, after Boston Technology, did you take 10 another job in the computer engineering field?

11 A. Yes, I did.

12 Q. What was your second job?

I worked for a company called Priority Call 13 Α. I was the sole engineer for the first nine 14 Management. 15 months or so and I was the system architect. Ι 16 implemented their product. I designed it and 17 implemented it. It was also a distributed 18 telecommunications product with a slightly different 19 focus than Boston Technology's.

Q. Now, at some point did you decide to pursuegraduate studies?

A. Yes, I did.

Q. And what graduate work did you pursue?
A. I obtained a master's and Ph.D. in computer
science and engineering at the University of Michigan

1 in Ann Arbor.

|   | 2  | Q. Can you please explain in a little bit more          |
|---|----|---|
|   | 3  | detail your field of study in your graduate studies?    |
|   | 4  | A. I was trained to be a computer architect.            |
|   | 5  | Q. What does that mean?                                 |
|   | б  | A. That means that I studied the design of complex      |
|   | 7  | chips and systems of chips, so, for example, CPU chips, |
|   | 8  | memory controller chips and DRAM chips.                 |
|   | 9  | Q. Did you write a master's thesis?                     |
|   | 10 | A. Yes, I did.  |
|   | 11 | Q. What was the subject of your master's thesis?        |
|   | 12 | A. The subject was memory systems, specifically         |
|   | 13 | cache systems and DRAM systems and architectures.       |
|   | 14 | Q. Can you describe in a bit more detail the            |
|   | 15 | subject of your master's thesis?                        |
|   | 16 | A. Yes. It was the optimization of cache systems        |
|   | 17 | and memory systems and DRAM systems, as well as disk    |
|   | 18 | subsystems. The optimization, for instance, in a given  |
|   | 19 | technology and cost, the performance parameters, what's |
|   | 20 | the best arrangement of the system.                     |
|   | 21 | Q. Now, did your master's thesis work inBt              |
| 2 | Q. | Can yop15 subjechviescisx2steCan1 14 Q.I                |

14 Q.Iapt

19

Waldorf, Maryl 's thesis?

1 The DRAMs of the day. EDO, fast page mode, Α. 2 that sort of thing. 3 Now, did you write a Ph.D. dissertation? 0. Yes, I did. 4 Α. 5 Ο. What was the subject of your Ph.D. 6 dissertation? 7 Α. It was also in memory systems, so specifically 8 cache systems and DRAM systems, architectures as well as software means for controlling their operation. 9 10 Now, when did you become a professor at the 0. University of Maryland? 11 12 In the fall of 1997. Α. And since becoming a professor at the 13 Ο. 14 University of Maryland have you done any research involving DRAM architectures? 15 16 Α. Yes, I have. 17 We'll talk in just a moment about the specific Ο. 18 studies that you've conducted, but before we do, could you just mention what types of DRAM architectures 19 20 you've evaluated in the course of your studies. 21 Yes. We evaluated fast page mode; EDO; Α. synchronous DRAM, SDRAM; several different Rambus 22 23 designs, including concurrent Rambus and direct Rambus; SyncLink DRAM, SLDRAM; DDR; DDR-II. So a very wide 24 25 range.

Q. Now, I'd like to talk a bit about the specific studies that you've conducted, and perhaps we'll just simply try to take them in chronological order if we could.

5 What was the first work that you did at the 6 University of Maryland involving DRAMs?

A. In the winter of '98, so this is the
January-February time frame, I began a study of -- a
comparative performance evaluation of different DRAM
architectures that were commercially available at the
time, including fast page mode, EDO, SDRAM, concurrent
Rambus and direct Rambus, which had just been defined I
belt Relt Rethis jTt the ty ilacnt ate, EDOlast ffeTjsT\*

Q. Now, in the case of this study that you started
 in 1998, who wrote that software?

A. I wrote some of it and my graduate studentswrote some of it.

5 Q. Now, can you please explain in a little more 6 detail what your role in that study was?

A. Well, as I said, I wrote some of the software.
I directed the work of my graduate students, told them
what experiments to run, how to plot the results. I
looked at the results, you know, gained the insights.
I wrote the bulk of the paper.

12 Q. How long did it take to complete that study?
13 A. The study -- the research took around nine
14 to -- somewhere between nine and twelve months, and the
15 paper write-up took around three, four, five months.

Q. Why did it take so long to complete the study?
A. Because this is nontrivial work. This is what
architecture design is about. That one study
represents one architectural investigation.

20 Q. Now, did you publish the results of that 21 study?

22 A. Yes, I did.

23 Q. And where was it published?

A. It was published in 1999 in ISCA, the

is the premier forum for research in computer
 architecture.

3 Q. Now, did you receive any type of award in 4 connection with that study?

A. Yes, I did. For this research I -- or based upon this research I received the Prestigious Career Award from the National Science Foundation for my work in DRAM systems and architectures.

9 Q. What is the Prestigious Career Award from the 10 National Science Foundation?

11 A. It's an award for young professors who do12 outstanding work.

Q. Now, what was the next study that you conducted at the University of Maryland in connection with DRAMs?

A. Well, the first thing we did was to extend that study, for example, adding in DDR to the mix and looking at a handful of other parameters, and published that in the IEEE Transactions on Computers

20 in 2001.

Q. Okay. Can you please describe that extensionof the study in a little more detail?

A. Well, for example, we looked at more
architectures, changed the model so that we could
obtain more -- obtain more information.

what parameters to graph and how, and I wrote pretty
 much the entire paper on that one.

Q. How long did it take to complete that study? A. That study began in early 1999 and ran through late 2000, early 2001, and the study was published in 2001 also in ISCA, the International Symposium on Computer Architecture. That was about a year-and-a-half study.

9 Q. And again, why did it take so long to complete 10 that study?

11 A. Because it's nontrivial. There's a lot of work12 to these types of studies.

Q. Now, since the completion of the extension study that was published in the IEEE and the higher-level study you just mentioned was published in the International Symposium on Computer Architecture, have you done any additional work at the University of Maryland involving DRAMs?

A. Yes. I continue to direct a fairly large group of Ph.D. students who are investigating advanced issues in the design of DRAMs and DRAM systems, and currently we are pulling together a number of studies to put into a large treatise on DRAM systems and architectures.

Q. Do you have plans to publish that treatise?

25

1 A. Yes, I do.

2

22

2

2

2 MR. OLIVER: Your Honor, at this point 3 complaint counsel tenders Professor Bruce Jacob as an 4 expert in the field of memory architectures and 5 systems. 6 JUDGE McGUIRE: Any opposition by respondent? 7 MR. DETRE: No opposition to the extent that Professor Jacob can testify based on an academic 8 understanding of those fields, but if he -- since he 9 10 doesn't have any experience in actual DRAM design --JUDGE McGUIRE: You can take that up on 11 12 cross-exam. Okay? Otherwise, he's deemed qualified in 13 that area as an expert. 14 MR. OLIVER: Thank you, Your Honor. 15 BY MR. OLIVER: 16 Professor Jacob, before we discuss your 0. 17 conclusions in detail, could you please summarize the 18 questions that you were asked to aTepf10Tepf torons that yuvk memhnologi ar opposimemhnologi arconcisputsitii d he extent that simim You caJEDEC w t aTsi un ss You u thso extent that exearly20i90simim YframinsGkith pointc in 14I w 4 D mim Yframi win de dsusppflyou he Rambuss in dec m 3.033

5363

intellectual property rights over the work that JEDEC
 was doing based on the '898 application.

I was asked to look at Rambus patents that were pending at the time and granted at the time, looking at the claims in those patents to see if those claims would cover work that was going on in JEDEC 42.3.

8 And I was asked to look at the implications of 9 modern redesign, what if DRAM -- what if the DRAM 10 industry had to design new DRAMs to remove the 11 technologies under dispute and replace them with 12 alternatives.

Q. Let's look at these questions one at a time if we could, and starting just with a general overview, could you please summarize briefly your conclusion as to whether in the 1991 to 1996 time period engineers had available to them technological alternatives to the four technologies at issue in this case.

19 MR. DETRE: Objection, Your Honor.

20 Professor Jacob has not done any kind of
21 modeling or testing or study of the economic
22 feasibility of his alternatives. Given that, it's
23 speculative. There is case law that alternative design
24 evidence should not be admitted in the absence of some
25 sort of modeling or testing that those alternatives

1 would actually be feasible or work.

2 So we object on the grounds of speculation. 3 JUDGE McGUIRE: Overruled. MR. OLIVER: Thank you, Your Honor. 4 5 BY MR. OLIVER: 6 Professor Jacob, do you have the question in Ο. mind? 7 8 No, I do not. Α. Let me restate it then. 9 Ο. 10 Could you please summarize briefly your conclusion as to whether in the 1991 to 1996 time 11 12 period engineers had available to them technological 13 alternatives to the four technologies at issue in this 14 case. 15 Yes, they did. Α. 16 And can you please state briefly your Ο. conclusions as to whether Rambus' '898 patent 17 18 application or the patents listed in Rambus' withdrawal letter to JEDEC would have alerted 19 20 reasonable engineers that Rambus could claim patent 21 rights over the subject matter of JEDEC's SDRAM and DDR SDRAM work? 22 23 Objection, Your Honor. MR. DETRE: Professor Jacob, based on his own definition of 24 25 a person of ordinary skill in the art to which that

For The Record, Inc.

1 patent application relates, is not a person of ordinary 2 skill because he does not have the DRAM design 3 experience required, and he simply cannot testify about 4 what somebody who is of ordinary skill in that art 5 would have understood from looking at that patent 6 application.

7 He's a very qualified gentleman in many respects, but he's not qualified to speak to that 8 9 topic.

Mr. Oliver, any response? JUDGE McGUIRE: MR. OLIVER: Yes, Your Honor. We will be going 11 12 through the bases for his conclusion in quite a bit of There's ample opportunity for Mr. Detre to go 13 detail. 14 into that on cross-examination.

15 JUDGE McGUIRE: Overruled.

16 MR. OLIVER: Thank you, Your Honor.

17 THE WITNESS: I believe the question is related 18 to whether they would have suspected anything based on 19 the information, and the answer is no, they would not 20 have.

21 BY MR. OLIVER:

10

22 Ο. Can you please summarize briefly your 23 conclusion as to whether a reasonable engineer would conclude that claims in certain of Rambus' pending 24 25 patent applications in the 1991 to 1996 time period or

in the issued '327 patent could cover technologies that were the subject of JEDEC's SDRAM and DDR SDRAM

3 standards?

1

2

25

4 A. Yes. Claims covered the work that was going on 5 in JEDEC 42.3.

Q. And could you summarize briefly your conclusion
as to what the technical implications would be today of
redesigning SDRAM and DDR SDRAM products to incorporate
alternative technologies in place of the four
technologies at issue.

11 A. If one were to redesign DRAMs to get rid of all 12 of the technologies in dispute and replace them with 13 alternatives, it would result in a DRAM that is not 14 compatible with any JEDEC-compliant system.

Q. Let's focus then on the first question that was posed to you, and before we walk through some of the specific alternatives, I'd like to explore just briefly the work that you did to arrive at your conclusions.

20 Could you please summarize first, again 21 briefly, what types of textbooks, treatises, articles, 22 publications, et cetera, or other engineering 23 materials that you consulted in the context of doing 24 your work.

A. Well, I consulted a large range of engineering

1 material, including, for example, treatises, technical 2 articles, things that I found on the Web. 3 I also read through an enormous number of 4 JEDEC minutes and read through the presentations made 5 at JEDEC meetings. These are the attachments of the 6 minutes. 7 I read through -- well, yeah, I read through those presentations. 8 9 And I also consulted with engineers in the DRAM 10 industry to confirm my understanding of, for instance, 11 what was done in those meetings, what was being presented in those meetings. 12 13 0. Just to follow up from what you mentioned, the 14 Web, did you conduct any Internet searches in 15 connection with your work? 16 Α. Yes. Absolutely. 17 And did you find any useful materials in the Ο. 18 course of --19 Α. Oh, yes. Yes. 20 Ο. You mentioned JEDEC documents, particularly 21 minutes. 22 Were you referring to minutes from the 23 meetings --24 A. Yes. I'm sorry. Minutes of the meetings of 25 the 42.3 subcommittee.

1 Q. And what time --

2 A. And presentations made.

3 Q. What time period of the minutes did you

4 consult?

5 A. 1991 to 1996.

6 Q. And you also mentioned that you interviewed a

1 architecture, programmable CAS latency is a

2 convenience that allows parts of different

3 generations with potentially different performance 4 characteristics to coexist in the same system and 5 have the same performance in that system, have the 6 same behavior.

Q. Now, focusing on the 1991 to 1996 time period,
what alternatives, if any, existed to programmable
CAS latency as used in the JEDEC SDRAM and DDR SDRAM
standards?

A. Well, we have a nice demonstrative here.
For example, JEDEC could have chosen to use
fixed CAS latency parts.

14 They could have decided to program CAS latency, 15 essentially use a fixed CAS latency part, by doing so 16 after the packaging steps or by blowing fuses on the 17 DRAM.

18 They could have chosen to scale the CAS latency19 with the clock frequency.

20 They could have chosen to use dedicated pins to21 transmit the latency information to the DRAM, so

22 between the memory controller and the DRAM.

They could have chosen to explicitly encode thelatency information in the control packet.

25 And they could have decided, for example, to

1 stay with an asynchronous style DRAM.

2 Q. Okay. Let's look at these individually if we 3 could, starting with fixed CAS latency. What do you mean by "fixed CAS latency"? 4 5 Α. That means that a part would only have the ability to perform one -- well, to perform with one 6 latency, to respond with one latency. 7 8 O. Now, how could a manufacturer fix the CAS 9 latency? Well, the manufacturer, for example, could 10 Α. decide to define a fixed latency in the design stage 11 12 and it could decide to define the fixed latency in the processing stage or it could decide to define the fixed 13 14 latency in the packaging phase. 15 Okay. Starting with the design stage, how Ο. 16 would a manufacturer fix the --17 JUDGE McGUIRE: Mr. Oliver, before we proceed, 18 do you intend to have the screens marked as DX exhibits? 19 20 MR. OLIVER: Yes, Your Honor, I do. 21 Unfortunately, we don't have a color copy with us. We'll see if we can print it out during the lunch break 22 23 and have it to the court by this afternoon. JUDGE McGUIRE: And then at that time we'll go 24 25 into each one and have it marked? Is that the

appropriate time or is it better to do that as we go?
 Only for the record.

MR. OLIVER: We could assign numbers as we go.
JUDGE McGUIRE: That might be easier so we'll
understand it as we go back through it. I don't mean

14 3 STONcGUIWi7, evnDiyour fi un onetat oht, but e go?

DX-67 would be a slide entitled Fixed CAS
 Latency.

3 BY MR. OLIVER:

Q. Professor Jacob, if you could then explain with
reference to DX-67 how a manufacturer could fix
CAS latency at the design stage.

A. Yes. Yes. At the design stage, the DRAM
manufacturer would design a part to only perform, you
know, with one CAS latency.

For example, this picture shows that you would have some CAS latency circuitry, but it would only be told to use CAS latency 2, for example.

Q. Now, could you explain how a manufacturer couldfix CAS latency in the processing stage.

15 A. Yes. I think there's another demonstrative for16 that.

Q. Well, if we could move up to DX-68, please.
A. This would be a metal mask option, and the
idea is that you would have hard-wired onto the chip
the value 2 and the value 3 and during the processing
steps as one of the final steps within the processing

1 Q. Now, you referred to a metal mask.

2 What is a metal mask?

A. A metal mask is one of the final steps in -well, the metal mask is the actual -- the mask that helps you lay down a piece of metal onto the semiconductor chip and it's one of the final steps in the processing stages.

Q. Would it be fair to say that it helps to
9 establish -- to lay down connections among different
10 elements in the chip?

11 A. Yes. I'm sorry. Yes. I forget who I'm12 speaking with.

Yes, this is -- when you lay down pieces of metal on a chip, these establish different connections between the circuits. That's how circuits talk to each other, through metal wires.

17 So if there's no metal wire connecting two 18 things, that means that there is no circuit between 19 them, there's no connection between them. That means 20 they can't interact.

Q. Now, DX-68 shows a connection between the box CAS 2 and the CAS latency circuitry, but I understand from what you said that it would be equally possible at the metal mask stage to establish a connection, instead of between CAS 2 and the CAS latency circuitry, between

1 CAS 3 and the CAS latency circuitry?

2 A. Yes. Exactly.

Q. Now, can you please explain how a manufacturer
could fix CAS latency during the packaging phase?
A. Yes. I believe we have a demonstrative for
that as well.

7 Q. That would be DX-69.

8 A. Yes.

9 In this option, the part through the 10 processing phases would have the configuration shown 11 here.

12 So for example, you have two hard-wired values of CAS 2 and CAS 3 both connected to the CAS latency 13 circuitry, but they would be connected through a 14 multiplexer, labeled "mux" in the figure, and the 15 16 selection of whether it would be a CAS latency 2 or CAS 17 latency 3 would be done by that mux and the mux would 18 be hard-wired to either the power pins or the ground 19 pins, and this is something that could be done with a 20 bond wire during packaging.

21 So you would simply -- you would fabricate one 22 chip, but during packaging you would connect that mux 23 to either power or ground and then select either the 24 value 2 or the value 3.

25 Q. Now, you referred to a bond wire.

1

What is a bond wire?

2 Α. The bond wire is a packaging mechanism that 3 connects the semiconductor chip or, rather, the 4 semiconductor die to the pins of the chip. 5 Ο. Now, in comparison with use of a mode register 6 to program CAS latency, what advantages, if any, would have been realized by using fixed CAS latency in the 7 1991 to 1996 time period? 8 9 Α. It would be potentially a simpler design. Certainly you don't have a mode register, so that's a 10 simpler mechanism. 11 12 You potentially would have fewer testing 13 stages, and again, that depends on where you decide to 14 fix the CAS latency. For example, if you fix it earlier in the design stage, you don't actually have 15 16 to test the fabricated part for multiple CAS 17 latencies. 18 So the test costs and design costs can go 19 down. 20 0. You referred to a simpler design. Why do you include that as among the advantages? 21 Well, because you don't have to build and test 22 Α. 23 a mode register. Q. Are you familiar with the term "die size"? 24

Q. And what does "die size" mean?

A. Thank you.

1

2

25

3 It's the size of the semiconductor die. And 4 the cost of manufacturing goes roughly with the area 5 to the third power, the area of this semiconductor 6 part, so if you have a part that is 1 percent larger, 7 it's approximately 3 percent more expensive to 8 manufacture.

9 So for example, if you eliminate a mode 10 register, you eliminate some of the size of the part 11 and it can make it smaller and therefore cheaper.

Q. Now, what, if anything, would be the impact on die size if JEDEC had chosen in the 1991 to 1996 time period to use fixed CAS latency rather than a mode register?

A. It would have been a simpler design and therefore a smaller design. In this instance you would have eliminated circuitry, you would have eliminated the mode register, and so it would have been a smaller design and therefore smaller die.

Q. Again compared to use of a mode register to program CAS latency, what, if any, would have been the disadvantages of using fixed CAS latency in the 1991 to 1996 time period?

A. The -- for instance, the manufacturer would

1 have to be a bit more clear about the labeling of these 2 devices, because if you made no changes to the memory 3 controller, for example, it would be possible to put --4 well, if JEDEC had decided to standardize, for example, 5 on two different CAS latencies and each part had a 6 fixed latency, then it would be possible to put DIMMs 7 with two different latencies in a system and that could potentially cause compatibility problems, but that 8 could have been solved by building a more sophisticated 9 10 memory controller.

So you would either have the scenario where the memory manufacturers would need to be and the memory module manufacturers would need to be more explicit about the behavior of these things and users would have to understand that or, again, you could put that onto the shoulders of the memory controller.

Q. If we could turn to the next alternative youmentioned, which is determining CAS latency by fuses.

19 A. Yes.

Q. Can you please explain what you mean by
"program CAS latency by blowing fuses on the DRAM"?
A. Well, this would be similar to having the fixed
CAS latency part because what you would have is a
de facto fixed CAS latency part, but it would become
that fixed CAS latency part after you've blown the

fuse, so this would be, for example, an option that you would do after packaging of the die so that the DRAM manufacturer could ship a part that was capable of performing as a CAS latency 2 part or a CAS latency 3 part, ship that part to the OEM and the OEM would blow a fuse and it would at that point become a fixed latency part, but it would have either 2 or 3.

Q. I believe we have a couple of demonstratives that help explain this, if we could bring up -actually DX-70 I think will be the slide entitled Alternatives to Programmable CAS Latency with number 2 highlighted and DX-71 will be the first demonstrative relating to blowing fuses. It bears the caption Set CAS Latency With Fuses.

Would you please use DX-71 to help explain howfuses could be used to determine CAS latency.

17 Yes. Depicted in this figure is a -- in the Α. 18 box labeled "circuitry" we have a hard-wired value of 2 and a hard-wired value of 3, and these are both 19 20 connected to the box labeled "CAS latency circuitry" through wires, and those wires have fuses on them, and 21 if you blow one of those fuses, then that connection is 22 23 no longer established so that after blowing one of those fuses, only the value 2 or the value 3 would be 24 25 driving that CAS latency circuitry, so once you blow a

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

5379

fuse, the part would behave as a de facto fixed latency 1 2 part. 3 Now, how would the fuse be blown? Ο. It would be blown electrically after 4 Α. 5 packaging. 6 Is that the only way to blow a fuse? 0. There are laser-blown fuses as well, 7 Α. No. No. but those need to be blown before packaging. 8 9 Ο. If we could pull up DX-72. What does DX-72 show? 10 This shows a laser-blown fuse. 11 Α. 12 And in DX-72, which would be the CAS latency Ο. 13 that would operate on this DRAM? In this instance CAS latency 2 would be the 14 Α. value that would be sent to the rest of the circuit; 15 16 therefore, the circuit would behave as a fixed CAS 17 latency 2 part. 18 Q. Now, if we could bring up the next 19 demonstrative, which would be demonstrative DX-73. 20 This has the caption CAS Latency Hardware With 21 Fuses - Electrical Pulse. Could you please explain what's shown in DX-73. 22 23 This is showing the blowing of the fuse, Α. Yes. that the fuse would be blown using an electrical pulse 24 rather than a laser, so this is something that could be 25

1 done after the part is packaged.

Q. And again on DX-73, which is the latency valuethat would operate on the DRAM?

A. It's the same as before. The value of CAS
latency 2 would be driving the circuitry, so therefore
the part would be a fixed CAS latency of 2 part.

Q. Now, with respect to the fuses that you've been discussing, do synchronous DRAMs today contain fuses of this sort?

10 A. Yes, they do.

Q. What's the purpose of using fuses of this sortin synchronous DRAMs today?

A. Most of the fuses are involved in enabling redundant storage elements so that if defects in the storage elements or the storage arrays are found, they can connect the redundant elements in place of the damaged elements.

18 Q. So in other words, it's a means of rerouting 19 the circuitry to replace a portion of the circuitry?

20 A. Yes. Absolutely.

Q. Now, the fuses that are used in synchronous
DRAMs today, are they laser blown or electrically blown
or both or other?

A. They are both. They are -- some manufacturers
use laser-blown fuses; other manufacturers use

1 electrically blown fuses.

2 Q. Now, compared to using a mode register to 3 program CAS latency, what, if any, would have been the 4 advantages in the 1991 to 1996 time period of using 5 fuses to determine the CAS latency?

6 Α. It would be potentially a simpler design. You would eliminate the mode register. It would be 7 8 potentially a smaller design and therefore a cheaper After blowing the fuse, you would only need to 9 design. 10 test one CAS latency value instead of having to test all possible CAS latency values, so it would be a 11 12 cheaper alternative potentially.

Q. Now, again compared with using a mode register to program CAS latency, what would have been the disadvantages to using fuses to determine CAS latency in the 1991 to 1996 time period?

17 Well, again, what you're dealing with is what Α. 18 is -- well, what is in effect a fixed CAS latency part once the fuse is blown, and it can't be used in a 19 20 system until the fuse is blown, so it's a de facto 21 fixed CAS latency part, so the manufacturers would have to be a little bit more explicit about these things and 22 23 users would, you know, have to be more savvy if they were going to use these things in their systems. 24 But 25 again, this could be solved with the memory controller

1 redesign.

25

2 Now, the next alternative that you mentioned I 0. 3 believe was scaling CAS latency with clock frequency. 4 You have a demonstrative DX-74 which again reads 5 "Alternatives to Programmable CAS Latency" with item 6 number 3 highlighted. 7 Can you please explain what you mean by "scale CAS latency with clock frequency"? 8 Yes. Here the DRAM would not be told what 9 Α. latency to use but, rather, what clock frequency to 10 use, and it would determine how many cycles that 11 12 represented based upon its inherent latency. 13 Well, I guess, what would actually determine Ο. what latency or what frequency to use? 14 15 Either the memory controller could tell the Α. 16 DRAM explicitly what frequency the bus would be running 17 at or the DRAM could learn that information on its own 18 by having an internal circuit that would sense the bus speed and determine, for example, if it's higher or 19 lower than a reference and therefore it would choose 20 21 between the two possible values or more. 22 Ο. Could you please explain in a bit more detail 23 how the DRAM could itself determine the operating speed of the bus. 24

A. Yes. For example, let's say that the part was

meant to work at either 100 megahertz or 150 megahertz.
It could have an internal oscillator that would be
somewhere in between, expected to run somewhere in
between 100 and 150 megahertz, just to pick something,
133 megahertz.

6 And it would have a simple circuit that would 7 look at the bus frequency, the existing bus frequency, 8 and do an edge detect to see if the bus frequency is faster than or slower than the internal reference. 9 And if it was faster than the internal reference, it 10 would therefore be a 150 megahertz part. 11 If it was slower -- or, rather, it would be a 150 megahertz bus. 12 If the external bus clock would be slower than the 13 internal reference, then it would be a 100 megahertz 14 15 bus.

Q. And again, just to be clear, I think you said that was one of the two options. The other option would be the memory controller signaling to the DRAM what the bus speed was?

A. Yes. That would be the other -- anotheroption.

Q. Now, what, if any, would have been the advantages had JEDEC chosen to scale CAS latency with clock frequency rather than using a mode register to determine CAS latency in the 1991 to 1996 time period?

A. Well, for example, the part would always
operate with the fastest latency possible rather than
being told to wait longer than it would be possible.
So if it was capable of producing something
with a latency of 2, it would produce something with a
latency of 2.

So the systems would always be designed to have8 the best possible performance.

9 Q. Now, what, if any, would have been the 10 disadvantages had JEDEC chosen to scale CAS latency 11 with clock frequency rather than using a mode register 12 to determine CAS latency?

13 Α. Well, again, the manufacturers would need to be more precise about the labeling of these parts and 14 the labeling of their systems and labeling them so 15 16 that everyone would understand what parts are 17 compatible with what systems, and users would be --18 would need to be a bit more savvy about plugging in a 19 DIMM with these types of DRAMs on it into a system and 20 know that the system would actually work with this 21 DIMM.

Q. I believe the next alternative you identified
is using an existing pin or a new, dedicated pin to
identify the latency.

25 A. Yes.

Q. DX-75 is a slide also entitled Alternatives to
 Programmable CAS Latency with item number 4
 highlighted.

4 Can you please explain the alternative of using5 a pin to identify latency?

A. Yes. The idea is that rather than placing the value in a mode register, you send that same value over a dedicated pin, and so that pin would contain only -or it would transmit only that information during the lifetime of the DRAM.

While the system is operative, that value would 11 never change, and so the information would be usable by 12 the DRAM exactly as if the information came from a mode 13 register, only it would be coming from the input from 14 15 the pins instead, so it would be the same information. 16 It would be used in an identical manner, only rather 17 than holding it in the mode register you'd send it over 18 a pin.

Q. Just to be clear with respect to this
alternative here, you are talking about using a
dedicated pin?

A. Yes. A dedicated pin that would, for instance,transmit only CAS latency information.

24 So you would have one pin that if it had a low 25 voltage asserted on it, that would mean, for example,

CAS latency 2; if it had a high voltage, it would
 indicate use CAS latency 3.

Q. Now, would this option have required thatadditional pins be included in the DRAM?

A. Not in all cases. In many examples there are no-connect pins on DRAMs. There are pins left over after the specification is made that have no function assigned to them, and so these could have been used to transmit this information.

10 Q. Now, with respect to this alternative, would 11 the signals on the pins change dynamically during the 12 operation of the DRAM?

13 Α. Not in a JEDEC-style system. In a JEDEC-style organization, you set that value at system 14 initialization and it does not change throughout the 15 16 lifetime of the system while the system is powered on. 17 It's a constant value while the system is running, and 18 so this alternative would be used in that same manner. While the system is running, the memory controller 19 would assert the same value and it would not be 20 changing dynamically. 21

Q. Now, what, if any, implications would that havefor the type of current on the pin?

A. It would be a DC signal. It would not be an AC signal. It would not be changing. It would be

constant and therefore the receiver on the DRAM side
 would be much simpler.

The pin could be on a part of the package that's not desirable for the faster types of pins, so it would be a cheaper pin to implement. It would be a cheaper pad to locate on the DRAM die. It would be much simpler and much cheaper to add than, for example, adding another data pin or, you know, something that's expected to change rapidly.

Q. Now, in your opinion, what would the advantages of using a dedicated pin to determine CAS latency have been as opposed to using a mode register to determine CAS latency?

A. Well, it would be a simpler design because you would eliminate the mode register as well as the interface required to put information into the mode register, and it would be a smaller design and therefore a cheaper design to manufacture, so it would be simpler and cheaper.

20 Q. Now, in your opinion, what would have been the 21 disadvantages, if any, had JEDEC chosen to use a 22 dedicated pin to determine CAS latency as opposed to 23 using a mode register?

A. If they had no-connect pins available, therewould be no disadvantage. If there were no no-connect

pins available or not enough no-connect pins available, then you would have to add new pins to the package, and that would increase cost. But it would be relatively insignificant.

5 Q. Why do you say it would be relatively6 insignificant?

A. Because, again, as I said, these -- this type
of interface, a DC-type interface, is much less
expensive than adding, for instance, what they call a
high-speed pin, a data-type pin.

11 Q. If we could turn then to your next alternative, 12 explicitly identify CAS latency in the read command, 13 and this will be marked then DX-76, the slide that's 14 also entitled Alternatives to Programmable CAS Latency 15 with number 5 highlighted.

16 Can you please explain what you mean by
17 "explicitly identify CAS latency in the read command"?

A. By this I mean that you would have multiple commands for multiple latencies, so if you wanted to transmit or have the DRAM use two different latencies, you would have two different commands, one that says read with latency 2, one that indicates to read with latency 3, and so that information would be transmitted across the bus at the time of the command.

25 Q. Okay. So this command then would be

1 originating in the memory controller?

2 A. Yes, it would.

3 Q. And what pins would be used to transmit this 4 command?

5 Α. Well, for example, there are a number of 6 existing pins that encode control information, for 7 example, the RAS pin, the CAS pin, clock enable, and so 8 forth, DQ mask and write enable, and these together form a de facto control bus with 32 possibilities for 9 their combinations, and currently in the standard not 10 11 all 32 possibilities are encoded, so you could use some of those unused combinations to encode this additional 12 information. 13

14 Q. Can you please explain how five pins could send15 32 different commands?

A. Well, it's basic mathematics. If you have five
variables each of which can take on two values, you
have to 25 combinations, which is 32.

19 Q. So in other words, one pin can send two 20 possibilities?

A. And the next pin can send 2 different values, so the two pins together can send 4 values, three pins together can send 8 different values, four pins together can send 16 different values, and five pins together can send 32 different values, and so forth.

1 And I believe you identified the RAS, CAS, Ο. 2 clock enable, DQ and then write enable --3 Α. Yes. -- as the pins. 4 0. 5 Do you have an understanding of how many 6 different commands will currently send synchronous 7 DRAMs across these pins? 8 Α. Far less than 32. It's on the order of a Yes. 9 dozen. So in other words, there would be sufficient 10 Ο. 11 remaining combinations to permit this alternative? 12 Yes, there would. Α. 13 Now, what, if any, would have been the Ο. advantages had JEDEC chosen to explicitly identify CAS 14 15 latency in the read command rather than using a mode 16 register to program CAS latency? 17 The advantage would be that you would eliminate Α. 18 the mode register and the circuitry required to decode 19 special commands and put that information into the mode register, so it would make the part potentially smaller 20 21 and simpler. 22 Ο. And would that have had any implication for 23 cost? That potentially would reduce the cost of 24 Α. Yes. 25 the part.

1 What, if any, would have been the Ο. 2 disadvantages had JEDEC chose to explicitly identify 3 CAS latency in the read command rather than using a 4 mode register? 5 Α. The disadvantage would be that it would make 6 the decoding logic on the DRAM more complex because you 7 would have these additional commands that would need to 8 be decoded, so that would make the part more complex, so you'd have a trade-off there. 9 And if, for example, there were certain 10 combinations that you had to support and you didn't 11 want to redefine, for example, the DQ mask pins in the 12 way I've described, it might require an additional 13 14 pin. Focusing on the use of existing pins for the 15 Ο. 16 moment, you mentioned that it might require more 17 complex decode circuitry? 18 Α. Yes. 19 Ο. How significant would that be? 20 Α. Not very significant. It would be on the order 21 of the complexity that you're removing by not having to decode the initialization commands. 22 23 In other words, on the order of the complexity Ο. that would be removed by taking off the mode register? 24 25 Absolutely. Α.

1 Now, by the way, this alternative of explicitly Ο. identifying CAS latency in the read command, would that 2 3 require a register on the DRAM? 4 No, it would not. Α. 5 Ο. Would it require some means of receiving 6 information? 7 Α. Yes, it would. And how would that be done? 8 Ο. You could latch the information. 9 Α. What is a latch? 10 Ο. A latch is a circuit that retains its state. 11 Α. It's a way of capturing data and holding on to it. 12 Now, how, if at all, does a latch differ from a 13 0. register? 14 15 A latch is a specific implementation. A Α. 16 register implies how a piece of storage is being used. 17 So for instance, a register might be built out 18 of latches, but a register is not a latch. A register 19 could be built out of latches or D flip-flops or any number of mechanisms. 20 21 If we could turn to the final alternative that Ο. you've listed here, and we'll now look at DX-77, which 22 23 is a slide also entitled Alternatives to Programmable CAS Latency with item number 6 highlighted, stay with 24 25 asynchronous DRAM (e.q., burst EDO).

Can you please explain what you mean by the
 alternative of stay with asynchronous DRAM?

A. Yes. Since the latency on a synchronous DRAM, the time which it drives data out onto the bus, is determined by the memory controller and the point of programmable CAS latency is to make parts of different -- potentially different generations compatible with each other, an asynchronous DRAM gives you that compatibility inherently.

Q. Perhaps as just a start, if you could explain your understanding of what you mean by "asynchronous DRAM."

A. This is the term that is used to describe DRAMs
prior to SDRAMs, those who are driven off the RAS and
CAS signals where the RAS and CAS actually control the
operation of the DRAM rather than a clock.

Q. Are there similarities between asynchronousDRAMs and synchronous DRAMs?

A. Oh, very much so. They're very similar. They
have -- they do the same thing. They have the same
internal circuits.

The primary difference between an asynchronous system and a synchronous system, for example, is in a synchronous system you have a system clock that is driving the memory controller and the DRAMs, in an

asynchronous system the system clock drives the memory
 controller directly. It does not drive the DRAMs
 directly but, rather, indirectly through the memory
 controller so that the clock drives the memory
 controller and the memory controller then drives the
 DRAMs through the RAS and CAS timing signals.

Q. Can you please explain how the memory
controller would drive the DRAM through the RAS and CAS
signals?

10 A. Well, those are the signals that cause the DRAM 11 to do things. The RAS is the equivalent of a row 12 activate system. The CAS is the equivalent of a, you 13 know, read command or a write command.

Q. Now, focusing again on the early to mid-1990s time period, what, if any, would have been the advantages had JEDEC chosen to continue to develop asynchronous memory rather than using synchronous memory?

19 Α. It would have been a simpler transition because 20 the technology existed at the time. This was a 21 technology that the engineers of the time were more 22 familiar with. Asynchronous DRAM tended to have 23 smaller die sizes like burst EDO at the time had a smaller die size than SDRAM and had better performance 24 25 at the same speeds.

So asynchronous potentially had better
 performance and cheaper implementation.

Q. Now, what, if any, would have been the disadvantages had JEDEC chosen to continue to develop future generations of asynchronous relative than moving to synchronous?

A. I don't see enormous disadvantages. The
general -- the general view is that moving to

9 synchronous allows you to scale to higher speeds more

10 easily and so it's a faster upgrade path.

11 It's a simpler design mechanism e to9crhvo9cto hnormo eraens of spee, but hatsomde ointo is a sotopsto hnormo s to develop 3 oua

93 Q. If weo could moe on now topropgrmmabaleburst.

210 length, y and a pehapws you could start thy briefily

211 explainving yoer nderst anving ofhow propgrmmabaleburst.

220 lengthw isusedtien the JEDECSDRAMy andDDRCSDRAMy

2 3 st anards.

Fe t TheRecore, Inc.6

A. Yges. Propgrmmabaleburst.lengthw is theabilitly

2 5 e too m moyo conrolpler totells alg of theDRAMstien the6

1 system to use the same -- to produce the same amount of 2 data or to read the same amount of data per 3 transaction, and usually this is chosen to correspond 4 with the size of the cache block in the system. 5 So that if the cache block in the system is 6 64 bytes, the memory controller sets the DRAMs to read 7 and write in granularities of 64 bytes, the DIMMs to --8 the DIMMs read and write to with a granularity of 64 bytes. 9 And there's a demonstrative DX-78 that consists 10 Ο. 11 of a slide labeled Burst Length. 12 Now, what, if any, were the alternatives to 13 programmable burst length that existed and were available to JEDEC in the 1991 to 1996 time period? 14 15 I believe we have a demonstrative for that. Α. 16 Oh, yeah. 17 For example --18 Ο. Let me just mention that's DX-79, a slide 19 entitled Alternatives to Programmable Burst Length. 20 Α. So for example, the manufacturers could have used fixed burst length parts. 21 They could have programmed DRAMs to use a 22 23 de facto fixed burst length by blowing fuses on the 24 DRAM.

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

They could have used an existing pin or a new,

25

dedicated pin to transmit the information, identify the
 burst length.

3 They could have extended the command set so 4 that different burst lengths would be transmitted with 5 the read commands so that for two different burst 6 lengths you would have two different read commands.

7 They could have used a burst terminate 8 mechanism so that the part, for example, would use by 9 default a burst length of eight, but systems that 10 wanted to use a burst length of four would either 11 implicitly or explicitly terminate the burst to a 12 length of four instead of eight.

And lastly, they could have used a CAS pulse to control the data output, which means the DRAM would only return data when it saw a toggle on the CAS pin. So that if the memory controller wanted a length of eight, it would toggle CAS eight times; if it wanted a length of four, it would toggle CAS four times.

19 Q. Okay. Let's see if we can look at these one at20 a time.

Now, some of these I think will be fairly similar to the ones we looked at in CAS latency and we'll see if we can move through those a little bit more quickly.

25

The first one, use fixed burst length parts,

For The Record, Inc. Waldorf, Maryland (301) 870-8025 5398

1 can you please explain briefly what that one entails?

A. Yes. So again for a fixed burst length part, you could either define the burst length to be fixed at the design phase, during the manufacturing phase or during the packaging phase.

And here, we are showing in this diagram the decision being made during the design phase so that the part would only have a value of 4, so this would be a hard-wired value of 4 driving your burst length circuitry, so this would be a design that would only be able to give you a burst length of 4.

12 Q. For the record, you're referring to a slide 13 that has a caption of Fixed Burst Length and in the top 14 box circuitry burst length 4. That will be marked as 15 DX-80.

16 Now, is it also possible to determine the burst 17 length in the manufacturing process?

18 A. Yes, it is.

Q. If we could perhaps pull up the next slide tobe marked as DX-81.

A. This is the metal mask option, and the part as designed would have a hard-wired value of 4 and a hard-wired value of 8, but at the time of manufacturing, in one of the last steps of the processing stages you would put down a piece of metal

that either connects -- so you would have two masks and you would use either the one mask or the other mask to put down either one piece of metal connecting burst 4 to the burst length circuitry or you would use a different mask to put down a different wire that would connect the hard-coded value of 8 to the burst length circuitry.

8 So you would have the design, the design would 9 give you the option of doing 4 or 8, but at the time of 10 manufacturing you would choose only one of those to be 11 connected to your burst length circuitry, so at that 12 point the part would become a de facto burst length 13 part.

In this instance, we're showing that the hard-wired value of 4 is connected to the burst length circuitry, so that's -- that would be the part's behavior. It would have a burst length of 4.

Q. And does it operate in a similar manner to the way you described the metal mask option in CAS latency?

21 A. Absolutely. The same mechanism.

Q. And would it also be possible to determine the
CAS latency at the packaging phase of manufacturing?
A. Yes, it would.

25 Q. And perhaps we can bring up the next

1 demonstrative which will be marked as DX-82 and that 2 reads "Fixed Burst Length Packaging Option."

Could you please explain what's shown inDX-82.

5 A. Yes. This is similar to the packaging option 6 for determining fixed CAS latency, and here you would 7 have a burst length of 4 or a burst length of 8 as 8 options.

You would have a hard-wired value of 4 or a 9 hard-wired value of 8, both being connected indirectly 10 11 to the burst length circuitry through a multiplexer, 12 which is labeled "mux" here, and the multiplexer would choose between either 4 or 8, would choose either the 13 value 4 or the value 8, choose between the two based 14 upon the control signal which would be connected to 15 16 either power or ground.

17 It would be essentially hard-wired to either 18 power or ground, and that decision whether it was 19 hard-wired to power or ground would be made at the 20 packaging time through the use of bond wires that would 21 connect that wire to either the power pin or a ground 22 pin.

Q. Now, what, if any, would have been the
advantages had JEDEC chosen to use fixed burst length
rather than use a mode register to program burst

1 length?

A. You would have a simpler design because you would have the -- you would eliminate the mode register and eliminate the circuitry used to initialize the mode register, so it would be a smaller part, a cheaper part to manufacture, and depending upon at what point you decide to fix the burst length, it would potentially be a cheaper part to test.

9 Q. And what, if any, would be the disadvantages 10 had JEDEC chosen to use a fixed burst length rather 11 than a mode register to program burst length?

12 Just as in fixed CAS latency, the Α. manufacturers would need to be explicit about the 13 14 behavior of these parts, be very clear about the 15 labeling of these parts. Users who would plug these 16 parts into their systems would have to be a little bit 17 more savvy to ensure that they did not put parts with 18 different behavior into the same system because they 19 might not work paystru t\*sou )TjT e p(sou )Tj sight not w

5402

1 compatibility issues at all.

Q. If we could turn to the next alternative that
you identified, which I believe was use of fuses.
We'll pull up the next demonstrative, which
will be marked as DX-83. This slide is captioned Set
Burst Length With Fuses.

7 Can you please explain just very briefly what8 DX-83 shows?

9 A. Yes. This is similar to setting the CAS 10 latency with fuses. And the idea is that you have the 11 same burst length circuitry that you would have today 12 and you would have two hard-wired values, for instance, 13 a burst length of 4 or a burst length of 8.

14 So you would have the hard-wired value of 4 or 15 the hard-wired value of 8, and these values would be 16 connected indirectly to the burst length circuitry 17 through fuses, one of which could be blown, thereby 18 breaking the connection so that after the fuse is 19 blown, only one of these hard-coded values would be 20 connected to the burst length circuitry.

Q. As with the case of CAS latency, could these
fuses be blown either with a laser or electrically?
A. Yes.

Q. If we can bring up DX-84, which does that show?

A. This shows blowing the fuse with a laser.
 Q. And if we can bring up DX-85?
 A. This shows the fuse being blown with an
 electrical pulse.
 Q. Okay. Can you please explain briefly what, if

behavior and users might need to be more savvy about
 their use.

3 But again, this could be solved by making a memory controller a bit more sophisticated and 4 5 adaptable and able to deal with mixed-mode parts. 6 Now, I believe the next alternative that you Ο. 7 identified was using pins to set the burst length. 8 And again, in this option I think that you're 9 referring to using a dedicated pin; is that right? 10 Α. Yes. Just for the record, we've brought DX-69 back 11 Ο. 12 up again. 13 Can you please explain, again very briefly, how use of a -- or how a dedicated pin could be used to 14 determine burst length? 15 16 Α. This would be similar to the mechanism used to 17 define different CAS latencies. Rather than storing a 18 value indicating burst length in a mode register, you 19 would send the same value over a dedicated pin that

20 would not change while the system is running or while 21 the DRAM is operative.

22 So just as the value can be taken out of a mode 23 register, a DRAM could take the same value off of a pin 24 and use that to select between different burst length 25 circuitry.

Q. Now, when you were discussing use of a pin, a dedicated pin, to determine CAS latency, I believe you described certain attributes, such as DC power, et cetera.

5 Would those attributes also apply to the pin 6 that you'd have in mind to determine burst length?

7 A. Absolutely. The same -- the same conditions8 apply.

9 Q. Now, what, if any, would have been the 10 advantages had JEDEC chosen to use a dedicated pin to 11 determine burst length rather than using programming 12 through a mode register?

A. Well, again you would eliminate the mode
register and the circuitry required to initialize it,
which would make the part potentially smaller, cheaper
to manufacture, potentially cheaper to test, easier to
design.

Q. Now, what, if any, would have been the disadvantages had JEDEC chosen to use a dedicated pin to determine burst length rather than programming burst length through the mode register?

A. If there existed a no-connect pin available to transmit this information, there would be no disadvantage. If the -- if the specification did not have enough unused pins, then you would have to add a

new pin to the package, and that would increase cost. 1 2 Q. How significant would the cost increases have 3 been had it been necessary to add an additional pin? Not -- as I said before, not as significant as 4 Α. 5 adding a data pin because this would be a signal that 6 would not be changing over -- it would not be changing 7 dynamically, so it would be a DC value, it would be a 8 simpler receiver, the pin could be in an undesirable location on the package, the pad could be in an 9 10 undesirable location on the DRAM die, and much simpler 11 to add this.

Q. Now, if we can turn next to the fourth alternative you've identified, explicitly identify burst length in the read command, can you please explain briefly what that means?

A. This is similar to the method of identifying the CAS latency. You would encode the information for burst length in the read command using the control bus, redefining the definitions of those pins I mentioned earlier so that you would transmit several different read commands to identify several different burst lengths.

Q. And this would use the same five pins that you
identified earlier in connection with CAS latency?
A. Yes, it would.

For The Record, Inc. Waldorf, Maryland (301) 870-8025 5407

1 Are there sufficient commands available to Ο. 2 permit explicitly identifying both the CAS latency and 3 the burst length in the read command? Yes, there would be. 4 Α. 5 Ο. Now, what, if any, would have been the 6 advantages had JEDEC chosen to identify burst length in 7 the read command rather than programming it through a 8 mode register? 9 Α. Well, again, you would get rid of the mode 10 register and therefore the circuitry required to 11 initialize it, which would make the part simpler to 12 design and test and potentially cheaper to 13 manufacture. 14 What, if any, would have been the Ο. 15 disadvantages had JEDEC chosen to identify burst 16 length in the read command rather than using a 17 programmable mode register? 18 Α. Well, you would increase the complexity of the 19 decoding logic so that the part would have to recognize 20 more, more commands. 21 Now, the next alternative that you have 0. identified is use a burst terminate command. Perhaps 22 we could start simply by explaining briefly what is a 23 24 burst terminate command. 25 The way that SDRAMs are defined currently, if Α. For The Record, Inc.

5408

Waldorf, Maryland (301) 870-8025

you have a long burst, let's say the part is defined to work with a burst length of 8, it's been programmed to work with a burst length of 8, and you send a read command at one instance of time and then follow that up with another read command four cycles later, the DRAM is going to implicitly interrupt itself.

7 The first command will only transmit four beats

1 So that if a memory controller only wanted 2 four pieces of data, four beats of data to return on a 3 read, it would either send a following read command 4 four units of time later or it would explicitly 5 terminate the burst if it had no other pending 6 requests. 7 Ο. Now, the burst terminate command would 8 originate at the memory controller? Yes, it would. 9 Α. And would it be sent to the DRAM via a pin? 10 Ο. Yes, it would. 11 Α. 12 Now, would this alternative require use of any Ο. 13 additional pins? 14 No, it would not because this is already in the Α. specification. 15 16 Now, what, if any, would have been the Ο. 17 advantages had JEDEC chosen to use a long fixed burst 18 length together with a burst terminate command rather 19 than programmable burst length through the mode 20 register? 21 You would have had a simpler part because you'd Α. have no mode register, no -- the part would not need to 22 23 have to determine -- behave with several different burst lengths, and so it would be a simpler part to 24 25 design and test and manufacture.

Q. Now, what, if any, would have been the disadvantages had JEDEC chosen to use a long burst length with a burst terminate command rather than programming burst length through the mode register?

A. You potentially could run into inefficiencies on the bus depending upon how you -- depending upon how the memory controller handles those situations where you want to terminate the burst down to 4 from 8.

9 Q. How significant a disadvantage would that have 10 been?

11 A. I don't believe it would have been very12 significant.

Q. And then finally you identified use CAS pulse to control data output. Can you please explain what you have in mind with that alternative?

A. Yes. The way that burst length is defined currently in the standard, you -- all you need to do is toggle CAS once to get, for example, four beats of data back or eight beats of data back, and while data is coming back on the DRAM bus, the CAS is not toggling. It's sitting there idle.

22 Rather than having that scenario, they could 23 have used CAS to explicitly control the driving of data 24 onto the bus or the receiving of data off the bus at 25 the DRAM side. Sof the lDpthe memory controller hant d four beats of data, then it would toggle CAS four times; if the memory controller wanted to send or receive eight beats of data, then it would toggle CAS eight times.
Q. So in other words, the DRAM would return data

6 only in response to a toggle of the CAS signal?

7 A. Yes. Correct.

8 Q. Now, what, if any, would have been the

1 JUDGE McGUIRE: I think it would be. Let's 2 take a ten-minute break. 3 Off the record. 4 (Recess) 5 JUDGE McGUIRE: Mr. Oliver, you may proceed. 6 MR. OLIVER: Thank you, Your Honor. 7 BY MR. OLIVER: Professor Jacob, if we could turn next to the 8 Ο. alternatives for dual-edge clocking, and first if I 9 10 could ask you to please explain your understanding of how dual-edge clocking works. 11 12 Yes. Dual-edge clocking is the transmission Α. and receiving of data on both edges of the clock, 13 14 meaning both edges of the clock cause data to be 15 latched or sent via DRAM to the memory controller and 16 the same thing at the memory controller side, so rather 17 than sending or receiving one piece of data per clock 18 cycle, you're sending two pieces of data per clock 19 cycle. 20 0. Let me state for the record that we're showing 21 DX-86, which is a slide that simply reads "Dual-Edge Clocking." 22 23 And Professor Jacob, I believe you have another demonstrative that we'll call DX-87 that helps explain 24 25 dual-edge clocking?

1 A. Yes, I do.

Q. DX-87 will be a slide marked Single-Edged
Clocking versus Dual-Edged Clocking?

4 A. Yes.

5 Q. Can you please explain what this slide 6 indicates?

7 Α. Well, this is showing you the difference between using a single-edged clocking scheme versus a 8 dual-edged clocking scheme. And in both systems you 9 10 have data transmission that's at about the same rate, but what's shown is that in the top we have a 11 12 single-edged clocking scheme, which means that the clock transitions from low to high at twice the rate of 13 14 the data.

15 The data only goes from low to high, say, once 16 per cycle, where the cycle is the clock going from high 17 to low and then back again, so the data can only 18 transition from zero to one or one to zero once per 19 clock cycle, whereas the clock goes from zero to one --20 makes two transitions, goes from zero to one and one to 21 zero twice per clock cycle, so the clock is

22 transitioning at twice the speed of the data.

The advantage here is that you have, as shown in the middle there, you have two clock edges per data, per beat of data. You have a clock edge that coincides

with the driving of the data and you have a clock edge that corresponds to the receiving of the data, the vertical lines showing that one edge of the clock is synchronous with the edge of the data and one is center aligned with the data.

6 On the bottom, you've got a dual-edged clocking 7 scheme so that the clock transitions at the same rate 8 as the data, so if the data transitions, say, 100 times 9 per second, let's say a hundred megabits per second, 10 the clock is going -- is essentially a 50 megahertz 11 clock, so the difference here is that you only have one 12 clock edge per beat of data.

13 So instead of having an edge at the beginning 14 of the data and an edge at the middle of the data, you 15 only have a clock edge at the beginning of the data in 16 this example.

Q. Now, in your opinion, did JEDEC have available to it alternatives to dual-edged clocking as that concept was incorporated in the DDR SDRAM standard?

20 A. Yes, I do.

25

21 Q. Could you please explain what alternatives to 22 dual-edged clocking were available to JEDEC.

A. Yes. Again it would help me if we have ademonstrative.

Q. Let me just note for the record that this will

1 be DX-88. It's a slide entitled Alternatives to

2 Dual-Edged Clocking.

3 Sorry to interrupt. Could you please explain4 the alternatives that you identified.

2 wouldn't have to double the clock rate. It's a slower

Q. Do you regard toggle mode as an alternative to
 dual-edged clocking?

A. I believe -- I personally believe toggle mode is a dual-edged clocking scheme, but it is listed here sort of for completeness because Rambus apparently believes that toggle mode is distinct from their implementation of dual-edged clocking, it's not the same thing as dual-edged clocking, so I've listed it here as an alternative.

Q. If we could focus first on use two or more interleaved memory banks on-chip, could you please explain in a little more detail how that would work.

A. Yes. Interleaving is a mechanism that has been
around for quite a while, since the '60s, and the idea
is to go back and forth between two banks.

16 Here we go. We have a demonstrative showing 17 this.

18 The idea is that you go back and forth between 19 two banks and so you delay the commands sent to the 20 second bank so that you -- if bank 1 can give you data every ten nanoseconds, for example, and bank 2 can give 21 22 you data every ten nanoseconds, but you delay the 23 operation of bank 2 by five nanoseconds and you go back 24 and forth between bank 1, you say read, read, read, 25 read back and forth, so read to bank 1, read to bank 2,

read to bank 1, read to bank 2, every five nanoseconds, then in effect you're getting data every five nanoseconds, whereas each bank is only giving you data every ten nanoseconds, so you are doubling the bandwidth of the part without having to double the bandwidth of a single bank.

And as this -- the illustration on the left shows, here's one implementation where on the DRAM chip you would have two banks and you would send them both the same clock signal, you would send them both the same command signal, only to the second bank on the chip you would insert the delay of half a cycle.

Q. Let the record reflect that the witness is referring to a slide entitled Interleave On-Chip Banks that will be marked as DX-89.

16 Now, Professor Jacob, there are two separate 17 diagrams on DX-89. What's represented by the two 18 separate diagrams?

A. Well, the second diagram is another implementation of essentially the same thing where your interleaving the banks is also on the DRAM chip, but the way that you get the delayed clock signal would be, rather than having the DRAM being responsible for delaying the clock signal to the second bank, the memory controller would be

responsible for delaying the clock to the second bank,
but what this would require would be two clock signals
sent to the DRAM chip, so this would double the number
of clock signals to the DRAM chip between the memory
controller and the DRAM, so it would be doubled from
one to two. So each bank would have its own separate
clock.

Q. Apart from that difference, is there any
fundamental distinyyyyeelsf
fundamental distiny

1 cycle needs to be very close to 50 percent and your 2 rise time and fall time of the clock needs to be --3 those two need to be very symmetric. They need to be 4 So you have to have a very, very symmetric equal. 5 clock signal, a very regular shape, a very even shape. 6 Whereas for a single-edged clocking scheme, which is what you could use in both of these examples, 7 8 for a single-edged clocking scheme, your edge rates, meaning the rise time and the fall time, need not be 9 the same and your duty cycle need not be 50 percent. 10 And you still get, you know, very good behavior. 11 12 So it's simpler to design a single-edged clock than it is to design a clock with a dual-edged clocking 13 14 scheme. 15 Ο. I believe you have another demonstrative that 16 may help to explain that. 17 Α. Oh, okay. 18 Ο. If we could bring up the slide entitled Duty 19 Cycle and Slew Rates. 20 Α. Thank you. And we'll label this as DX-90. 21 0. 22 Now, you referred in your answer to duty cycle? 23 24 Α. Yes. 25 Can you please explain with reference to DX-90 Ο.

1 if it helps what you mean by "duty cycle"?

A. Yes. The duty cycle represents the proportion of time that the clock is high versus the proportion of time that the clock signal is low, so if you have a duty cycle that is 50 percent, that means the clock is -- 50 percent of the time it's high, 50 percent of the time the clock is low.

8 And for a dual-edged clocking scheme, you need 9 to have something that's very close to 50 percent 10 because otherwise that means that every other piece of 11 data is going to have a shorter window and that makes 12 it harder to design the system.

13 So that's what's shown in the top figure there. 14 For a dual-edged clocking scheme you have to have the 15 symmetric duty cycle, you have to have something that's 16 close to 50 percent, and the slopes that go up and the 17 slopes that go down need to be rising and falling at 18 the same time for your system to behave well.

Whereas in the bottom figure we're showing the type of clock that could be used to implement a single-edged clocking scheme, and notice that the clock is not nearly as symmetric as the one on top.

For example, we're showing here that the rise time of the clock is relatively fast and the fall time of the clock is relatively slow. That's perfectly

1 acceptable for a single-edged clocking scheme.

2 And note that it also shows an asymmetric duty 3 cycle where it's -- the clock period or the clock 4 signal is high for longer than it is low. That's also 5 acceptable in a single-edged clocking scheme, whereas, 6 again, it's -- that type of behavior is much less 7 desirable if you've got a dual-edged clocking scheme. 8 So the top signal is harder to produce; the bottom signal is easy to produce. 9 10 Professor Jacob, you included an awful lot in Ο. that answer. 11 12 Α. Yeah. I'm sorry. 13 Ο. I'd like to be certain that we keep the record clear on this. 14 Your demonstrative DX-90 refers to slew rates. 15 16 Could you please explain what is meant by "slew 17 rates." 18 Α. Slew rate corresponds to the rise time and the 19 fall time. That's the slopes of those wires that go up and down. 20 21 So in other words, the duty cycle is the amount 0. 22 of time above 50 percent -- the amount of time high versus the amount of time low? 23 24 Α. Yes. 25 And the slew rates are the rise slope --Ο.

1 A. The rise time and the fall time.

Yes.

2 Q. The rise time versus the fall time?

3 A.

Q. Now, when you were explaining the potential advantages of interleaving on-chip banks through use of a single-edged clock, you made reference to duty cycle and slew rates.

8 Could you please explain how the concept of 9 duty cycle and slew rates that you just explained would 10 translate into an advantage for interleaving banks 11 on-chip rather than using a dual-edged clock.

12 In an interleaved scheme you can use the Α. Yes. type of clock that is depicted in the bottom of this 13 figure. You can have a clock that is -- that has 14 15 asymmetric duty cycle and slew rates. It need not be 16 as clean, pristine, as the clock in the top. You can 17 have -- you can have asymmetric duty cycles and slew 18 rates, whereas that type of behavior is not acceptable in a dual-edged clocking scheme. 19

20 Q. And why is it an advantage to be able to use 21 the type of clock illustrated in the bottom portion of 22 DX-90?

A. Because it is much easier to build a clock
generation scheme. It's a far simpler circuit, easier
to build, easier to test, than it is to build a circuit

1 that produces a perfectly symmetric scheme.

2 Now, returning to the alternative of Q. 3 interleaving on-chip banks, what, if any, would have 4 been the disadvantages had JEDEC chosen to interleave 5 banks on a chip rather than using dual-edged clocking? 6 Α. I don't think there would have been much of a 7 disadvantage. You would have to have the delayed clock 8 and potentially an extra wire if you were going to 9 transmit two clocks, but -- so perhaps an increase in the cost. 10 So in other words, with reference to DX-89, if 11 Ο. you were to do the implementation depicted on the 12 13 right-hand side, would that might require the extra 14 clock wire? 15 Yes. It would require an extra pin on the DRAM Α. 16 and an extra wire. 17 And on the left-hand side it would require an 18 extra delay element on the DRAM. 19 Ο. And how significant would those disadvantages have been? 20 21 Not very. Α. 22 Ο. Okay. If we can turn to your next alternative, if we can go back to the slide DX-88, 23 which was the slide entitled Alternatives to Dual-Edged 24 25 Clocking.

pointed to by rank 1 and rank 2, four of those white 1 2 boxes, each of those white boxes represent a DRAM chip, 3 so this would be a module that has four DRAM chips on it logically partitioned into rank 1 and rank 2, and 4 5 you would interleave between rank 1 and rank 2 so that 6 the same command would be sent to each of those ranks, 7 but the clock signal would be delayed to rank 2 with 8 respect to rank 1 so that rank 2 would operate just a fraction of a second behind rank 1, therefore toggling 9 10 back and forth between rank 1 and rank 2 when you were 11 handling data.

12 And as shown in this picture, the delay 13 mechanism could be on the module, or as mentioned in 14 the bottom of the figure, you could have two clock 15 signals where the delay mechanism is on the memory 16 controller. That would require an extra connector on 17 the module and an extra wire connecting the memory 18 controller to the module.

19 Q. Now, what, if any, would have been the 20 advantages had JEDEC chosen to interleave on-module 21 ranks rather than use dual-edged clocking?

A. It simplifies the design of the DRAM. You don't have to move to higher bandwidths coming off the DRAM itself and you achieve that bandwidth at the module level instead.

Q. And what, if any, would have been the
 disadvantages had JEDEC chosen to use interleaving of
 on-module ranks rather than dual-edged clocking?

A. Well, it pushes the complexity out of the DRAM onto the shoulders of the module designer so that now your module, for instance, would have to have an extra clock line or would have to have that delay element that's pictured in the figure, so it would complicate the module slightly.

Q. By the way, going back to the advantages of using interleaving on-module ranks, would this alternative also permit use of a clock signal that does not have a close to perfect duty cycle or slew rate?

This is similar to the interleaving 15 Α. Yes. Yes. 16 on-chip banks where you would be able to use one of 17 those -- a single-edged clocking scheme where you would 18 not have to have a perfect 50 percent duty cycle and 19 you would not have to have matching rise times and fall 20 times and you would not have to have as perfect a clock 21 signal as you would have to have if you did a dual-edged clocking scheme. 22

Q. If we could pull back up DX-88, which was the
slide entitled Alternatives to Dual-Edged Clocking.
And if we could turn next to the third of the

For The Record, Inc. Waldorf, Maryland (301) 870-8025

alternatives that you've identified, increase the
 number of pins per DRAM.

3 Can you please explain how increasing the 4 number of pins per DRAM could increase the speed of 5 transferred data?

A. Yes. The idea of dual-edged clocking is to, for example, double the bandwidth of the part by doubling the pin bandwidth, meaning having the data pin transition at twice the rate previously without having to increase the speed of the clock.

11 Alternatively, you could get the same bandwidth out of the part by simply doubling the number of data 12 13 pins and going with a single-edged clocking scheme and you would not have to increase the clock speed at all. 14 15 You would also not increase the data pin speed at all. 16 You would simply increase the number of data pins. You 17 would achieve the same bandwidth without having to 18 increase the speed.

Q. In order to double the rate of data transfer,
would it be necessary to double the total number of
pins in the DRAM?

A. No, it would not.

Q. What pins or what number of pins would have tobe increased?

25 A. You would have to -- for example, if you wanted

For The Record, Inc. Waldorf, Maryland (301) 870-8025

to double the bandwidth of the part, you would have to double the number of data pins and then you would have to increase the number of power and ground pins to support the new data pins that were added.

5 Q. What about command pins?

6 A. No. The number of command pins and address 7 pins would remain the same.

Q. Now, what, if any, would have been the
advantages had JEDEC chosen to increase the number of
pins per DRAM rather than using a dual-edged clock?

11 Α. Again, you could retain the use of the 12 single-edged clocking scheme, which means that you could use a far simpler clock circuit design. 13 It would mean that your signals are transitioning at a slower 14 15 rate than, for instance, a DDR-type interface, so 16 rather than having a 200-megabit-per-second data pin, 17 now you stick with a 100-megabit-per-second data pin, 18 so the power of the DRAM actually goes down 19 comparatively.

20 Let's see. That's it.

21 Q. And what, if any, would have been the

disadvantages had JEDEC chosen to increase the number
of pins rather than using a dual-edged clock?
A. Well, it would be the cost of increasing the
number of pins, the number of pads and receivers on the

DRAM, so it would increase the size of the DRAM die. It would increase the size of the package and therefore the cost of the die and the cost of the package. And it would potentially increase the noise in the DRAM, but you would have more pins to spread that noise around, so it would be a net balance.

Q. Now, the next alternative that you identify is
increase the number of pins per module. Can you please
explain what that concept is?

That is the same general idea as the previous 10 Α. 11 one, except now you push the bandwidth issue out to the module level so that you don't increase the DRAM's 12 13 bandwidth at all, you don't increase the number of pins 14 on the DRAM, you don't increase the speed of the DRAM, so you can use the same width of the DRAM as before in 15 16 a single-edged clocking scheme, but you have a wider 17 memory bus between the memory controller and the 18 module.

19 Q. Now, would this require more DRAMs to be20 mounted on the module?

21 A. No, it would not.

Q. Now, would this alternative have required anydifferences in the design of the DRAMs?

A. No, it would not.

25 Q. What, if any, would have been the advantages

Y ea

Y 'erngotn--

1 thing and have 128 bits of data coming off of the 2 module, and this would require 128 wires on your 3 motherboard and 128 data pins on your memory 4 controller. 5 So it would increase the cost of your memory 6 controller and your motherboard but not necessarily the 7 cost of the memory module. 8 If we can turn to the next alternative, double Ο. 9 the clock frequency. 10 Now, what do you mean by "double the clock frequency"? 11 12 That means using a single-edged clocking Α. 13 scheme and simply doubling that clock, at least for read commands, and doubling the data bandwidth as 14 15 well. 16 Can you explain in a bit more detail how this 0. 17 alternative would work? 18 Α. Yes. It would be similar to a DDR system of 19 today except that the data strobe, for example, would 20 run at twice the frequency that it runs at now. This example, would this require any increase 21 Ο. in the speed or frequency of command signals? 22 23 No, it would not. You would still send your Α. 24 command and addresses at the same rates that you send 25 The only thing that would change would be them now.

1 the data rate and it would be similar to or, rather -2 I'm sorry.

The only thing that would change would be the clock frequency that accompanies your data transmission. Your data rates would be the same as in DDR parts of today, but your clock frequency would be twice what it is.

Q. Now, what, if any, would have been the
advantages of running a single-edged clock at twice the
frequency rather than using a dual-edged clock?

The advantages include the fact that you have 11 Α. 12 the single-edged clock versus a dual-edged clock, 13 meaning that the edge rates need not be symmetric, the duty cycle need not be 50 percent, and it gives you 14 15 those extra edges per data packet that are not present 16 in a dual-edged clocking scheme, you have an edge to 17 transmit data as well as another edge to receive data, 18 whereas in a dual-edged clocking scheme you only have 19 an edge to drive data or you have an edge to receive 20 data, but you don't have both.

21 Q. Now, what, if any, would have been the 22 disadvantages had JEDEC chosen to double the frequency 23 of a single-edged clock rather than using a dual-edged 24 clock?

25 A. You have a clock signal that is transitioning

1 rate of data transfer.

A. Well, there are several reasons why it would bebeneficial.

One, it allows you to perform reads and writes at the same time, simultaneously. In traditional systems, writes have to wait for reads to finish and reads have to wait for writes to finish, but here you can be processing both simultaneously on the bus.

9 It also makes your bus usage more efficient by 10 allowing you to more naturally pipeline the data. So 11 if you don't interleave reads and writes on the bus, you get a very efficient pipelining effect, whereas if 12 you have to interleave reads and writes, this 13 14 introduces dead cycles on the bus where the bus can't 15 be used for anything. So this would eliminate all 16 those inefficiencies.

And this would also -- this scheme thirdly would eliminate instances where reads would have to stall waiting for previous writes, which currently slows down your reads.

Q. Now, what, if any, would have been the advantages had JEDEC chosen to use simultaneous bidirectional I/O drivers to increase data transfer rates rather than dual-edged clocking? A. Well, it would allow you to increase the

bandwidth of the system, as I just mentioned, without having to increase the speed of the system, so this would not increase the power consumption of the system. It would not increase the power consumption of the clock or power dissipation of the clock.

Q. What, if any, would have been the
disadvantages had JEDEC chosen to use simultaneous
bidirectional I/O drivers rather than dual-edged
clocking?

A. Well, for example, it's a more complex driver
design, so they would have had to use a more complex
mechanism.

13 The other disadvantage is a potential 14 disadvantage because the benefit that you would receive 15 from using this is dependent upon your application, so 16 for instance, if an application never performed any 17 writes whatsoever and all it ever did was read data, it 18 would receive no benefit from this at all because, 19 well, you can't perform writes at the same time a have been t 1 The advantages are limited by your applications, but 2 most applications have a healthy balance of reads and 3 writes.

Q. And then again, the seventh item is toggle
mode, and just so the record is clear, did you regard
that as an alternative to dual-edged clocking?

A. I believe that toggle mode is a dual-edged
clocking scheme and it is included here more for
completeness.

Q. If we could turn next then to alternatives to on-chip PLL and DLL, and if -- actually let me just mention for the record that we have pulled up the next demonstrative, which will be DX-92, which is simply a slide reading "PLL/DLL."

Perhaps if I could start by asking you to please explain the problem of aligning data to the system clock on a read operation.

18 A. I believe we have a demonstrative.

to the fact that signals have to propagate through the DRAM chip and be amplified within the DRAM chip, and that's represented by the black circuits on the DRAMs (indicating).

5 And so by the time that module A or the DRAM 6 on module A would be sending the corresponding result 7 back to the memory controller, it would be -- actually 8 those clocks are meant to be different. I'm sorry. 9 Those two black clocks, one labeled "a" and one 10 labeled "b", should be swapped. I'm sorry. This 11 would be my fault.

12 So there's a delay through the chip so that at 13 time quarter after, module A would be sending a result 14 back out onto the bus. At time twenty after, module B, 15 the DRAM on module B, would be sending the result back 16 out onto the data bus.

17 And so the time that the data would arrive at 18uld arrive awi3 propagate \* lve a- ale's rsy tlve aT6ip so 2 ld arrive awi3 profrom after, mo e that th woulbe sgh the 2 from after, moule B, wouomew S ed withneighborhoo "afsgh the 2 time quarteoed "oller, it would arrhrould arrigh the 2 ve awi3 prouomew S ed withordproafst time-'s rsuarteogh the

1 So all of these delays introduce timing 2 uncertainties, and what this means is that you have to 3 have a relatively wide window of time that you're 4 looking for the arrival of the data at the memory 5 controller.

6 And corresponding to the older, slower rates 7 of speed, this would be, for example, this would 8 correspond to, let's say, a window of time that would represent an hour or two hours, and so the fact that 9 the data would arrive back at the memory controller, 10 you know, in a fifteen-minute window or ten-minute 11 12 window, depending upon which module you're talking about, that would be insignificant relative to this 13 14 two-hour time period or even this one-hour time 15 period.

But as you go to higher rates of speed, now you're talking about thirty-minute windows and twenty-minute windows and fifteen-minute windows and smaller windows of time, and now the difference at which that window of time that differs depending upon which module you're talking about, suddenly that window of time becomes very significant.

23 Q. Now, the various delays that you've described,

1 DDR SDRAM is?

2 Α. What that does is it cancels out the 3 internal -- or it rectifies the internal delays so that the DRAMs appear to have less of an on-chip 4 5 delay. 6 Well, less timing differential. Not less of a 7 delay. Less of a -- less skew, less differences in 8 timing. 9 Ο. By the way, are you familiar with a 10 phase-locked loop or a PLL? 11 Α. Yes, I am. 12 Can you briefly compare a phase-locked loop or Ο. 13 PLL with a delay-locked loop or DLL? They are very similar. The primary difference 14 Α. 15 is that a PLL contains an oscillator and a DLL 16 doesn't. 17 Now, in your opinion, is an on-chip PLL or DLL Ο. 18 necessary for high-speed DRAMs? No, it is not. 19 Α. 20 0. Why not? 21 Because all that is necessary is that you Α. cancel out some of these timing uncertainties and there 22 23 are numerous mechanisms that can do that just as effectively as an on-chip PLL or DLL. 24 25 Now, in your opinion, did JEDEC have available Ο.

1 to it other options for canceling out portions of the 2 delay that you've described at the time that it was 3 working on what became the DDR SDRAM standard? Yes, they did. 4 Α. 5 Ο. Can you please identify what some of those 6 alternatives were? I believe we have a demonstrative that 7 Α. Yes. would list them. 8 9 Ο. If we can pull up the demonstrative entitled 10 Alternatives to On-Chip PLL/DLL. We'll mark this as DX-94. 11 12 For example, they -- JEDEC could have decided Α. 13 to put a DLL on the memory controller. 14 JEDEC could have decided to put a DLL on the 15 module. They could have used a vernier method to 16 17 account for skew, which is a static timing mechanism. 18 It's not a dynamic one the way a DLL is. 19 They could have achieved a higher bandwidth 20 using more pins, either at the DRAM level or at the 21 module level, rather than trying to increase clock frequency, because as I just showed, the reason that 22 23 these problems occurred is because you were trying to 24 increase your clock frequency and your data frequency, 25 and so if you can achieve higher bandwidth without

increasing your clock and data frequency, then the DLL
 becomes less of an issue.

Lastly, you could dispense with the DLL and
rely upon source synchronous data strobes such as the
DQS data strobe to provide timing.
Q. Okay. If we could look at these one at a time,
starting with the first one, what do you mean by
putting the DLL on the memory controller?

9 A. Well, initially, the idea is that you're 10 tryt you're

who antt IbynW 8 putting th19our thler? IialTec're howm\* ialTelayTby ) 8 putting th2

1 A. For example, you could have two clocks, one 2 that drives the control, the control information and 3 the latching of the control data to the DRAMs, and another that drives the data portion of the interface, 4 5 so one that's latching control on addresses and the 6 other that tells the DRAM to begin driving data out 7 onto the bus. And the memory controller would maintain 8 the amount of phase difference between these two clocks so that for the receipt of data all of it would arrive 9 10 in sync.

Q. Now, I believe in the previous demonstrative you had identified outbound delay, internal delay and return delay.

14 Which, if any, of those delay elements would 15 be addressed by placing the DLL on the memory 16 controller?

17 A. Every single one of them.

Q. Now, what, if any, would have been theadvantages had JEDEC chosen to place a DLL on the

don't have this PLL or, rather, this DLL that would be
 part of the DRAM.

3 It would be a simpler design because it would 4 not include a DLL and therefore cheaper, take less 5 time. And it would cancel out more timing uncertainty 6 than simply putting the DLL out on the DRAM itself, so 7 you could potentially reach higher rates of speed than 8 just using an on-chip DLL alone.

9 Q. Now, what, if any, would have been the 10 disadvantages had JEDEC chosen to place DLL on the 11 memory controller rather than on the DRAM?

A. Well, for example, it could require extra clocks, as I described, one for the command and one for the data, which would increase -- potentially increase the number of pins on the DRAM or the number of pins on the module and -- or connectors on the module and the number of wires on the bus.

18 It would increase the design complexity of the 19 memory controller because now the memory controller 20 would have a DLL on board or as part of its design, so 21 the memory controller design would be more complex and 22 therefore more costly, and you would have potentially 23 more pads on the memory controller, more pins on the 24 memory controller package.

25 Q. Now, taking it in totality, how significant

1 would those disadvantages have been?

2 Α. Some of them would have been relatively 3 significant. Well, the advantages would have been 4 significant, the reduction in power, but then you had 5 the corresponding increase in power on the memory 6 controller level. You simplify the design of the 7 DRAMs, but you increase the design complexity of the 8 memory controller. I think it would probably balance 9 out.

Q. Now, the second alternative you have listed here is use off-chip or on-module DLLs. Can you please explain what you mean by that?

A. Yes. The idea is that rather than having the DRAM decide for itself whether or not it's in sync with the global system clock, the module would decide whether or not each DRAM is in sync with the global system clock.

And so you would have a DLL, a single DLL chip on the module with perhaps one DLL on that chip or perhaps more than one DLL on that chip, depending upon what rates of speed you want to reach, but the module would then decide how in sync with the global system clock each DLL would be and delay its local concept of clock.

25 Q. Just to follow up on that one point you just

For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 mentioned, you said that you'd have one DLL chip on the 2 module?

3 A. Yes.

Q. But then you said you might have one DLL or you5 might have more than one DLL?

6 A. Yes.

Can you please explain what you mean by that? 7 Ο. 8 Yes. Well, in looking at the rates of speed Α. that they were considering, you would probably need 9 10 simply just one DLL to ensure that all DRAMs are in sync with the system, with the system clock, but if you 11 12 envision going to much higher rates of speed, you could 13 require a separate DLL per DRAM on the module, but 14 these could be put into the same chip.

Q. So in other words, you'd have one chip on the module that would contain multiple DLLs, one for each DRAM?

18 A. Yes.

19 Q. Now, with respect to the three sources of delay 20 that you had mentioned when explaining the problem, the 21 outbound delay, the internal delay and the return 22 delay, which, if any, of those sources of delay would 23 be accounted for by a DLL on the module? 24 A. This would be -- this would account for the

25 internal delay of the DRAM.

1 Now, what, if any, would have been the Ο. 2 advantages had JEDEC chosen to place DLL -- one or more 3 DLLs in a single DLL chip on the module as opposed to 4 placing DLLs in the DRAMs? 5 Α. You eliminate the on-chip DLL from the DRAM, 6 thereby reducing its power consumption, reducing its 7 cost, reducing the design time. 8 And what, if any, would have been the Ο. 9 disadvantages had JEDEC chosen to place a single DLL 10 chip containing one or more DLLs on the module as opposed to placing DLLs on the DRAMs? 11 12 Well, you then move that design complexity onto Α. 13 a special DLL chip that goes onto the module, so you would be trading one for the other. 14 15 Now, the next alternative you have listed is Ο. 16 using a vernier method to account for skew. 17 Can you please explain first what is a vernier 18 method? 19 Α. A vernier is a delay component that's a very 20 accurate variable-delay circuit that provides a static delay to a circuit, but that static delay can be 21 22 changed by modifying the vernier circuit dynamically. 23 And then you say "to account for skew." What 0. did you mean by "skew"? 24 25 Oh, this is what I'm talking about, the timing Α.

1 uncertainty between parts. This is what we were

2 talking about with the demonstrative showing the 3 problem. The problem is technically skew. That's the 4 problem that you're trying to eliminate. The 5 differences in timing between different things.

Q. So in other words, in this context "skew" might
refer to data being out of sync or out of alignment
with the system clock?

9 A. Yes.

10 Q. Can you please explain how a vernier method 11 might be used to account for skew?

12 Yes. For example, you could put a vernier on Α. each DRAM instead of a DLL on each DRAM and the memory 13 14 controller would initialize the system to determine 15 what the timing of each DRAM was in the system and set 16 its local vernier so that all of the DRAMs, as far as 17 the memory controller is concerned, all the DRAMs would 18 produce data that would arrive at the memory controller in sync with each other, so it would cancel out the 19 skew between the DRAMs. 20

FthM54il of sync or out of aliother, so tem clvc F gd0r, so tem clvc

1 Now, what, if any, would have been the Ο. 2 advantages had JEDEC chosen to use a vernier method to 3 account for clock skew rather than using on-chip DLLs? 4 It's simpler to design than a DLL and it would Α. 5 cancel out potentially more skew than a DLL so you 6 could potentially achieve higher data rates using it. And burn less power. 7 8 Would that also include the other advantages Ο. you've described of not having the DLL on the chip? 9 10 Α. Yes. Yes. I'm sorry. In other words, the reduction of power, 11 Ο. 12 simplicity, et cetera? 13 Α. Yes. Now, what, if any, would have been the 14 0. disadvantages of using a vernier method to account for 15 16 clock skew? 17 Well, by itself, because the mechanism is not Α. 18 dynamic, as is a DLL, a DLL is continuously updating 19 its concept of how much to delay the local clock 20 signal, a vernier mechanism would not be a dynamic 21 mechanism, and so it would not account for dynamic changes in skew, so these are, for instance, 22 23 fluctuations in temperature of the system and fluctuations in voltage levels. 24 25 So those types of fluctuations would cause

1 The use of the DLL in DDR is there Α. Yes. 2 because you're attempting to achieve high bandwidths by 3 scaling the frequency of the data bus. And this 4 alternative is to say let's achieve high bandwidths, 5 rather than by scaling the speed of the data bus, let's scale the width of the data bus, either -- for 6 7 instance, by having more pins, data pins on the DRAM. 8 Now, is this the same alternative that you had Ο. 9 proposed as an alternative to dual-edged clocking? 10 Α. Yes, it is. So in other words, it might have been possible 11 Ο. 12 for JEDEC to use more DRAM pins in order to avoid both 13 a dual-edged clock and an on-chip DLL? 14 Α. Yes. Now, what, if any, would have been the 15 Ο. 16 advantages had JEDEC chosen to use more DRAM pins 17 rather than placing a DLL on the DRAMs? 18 Α. Well, it would be your data rates would be 19 slower, so you would consume less power on your -- in 20 your data I/O. It's easier to achieve slower rates of 21 speed than it is to achieve higher rates of speed, so 22 it would make your system simpler. You would eliminate your DLL, so you would eliminate the costs associated 23 with that as I've described before. 24 25 Q. If I could follow up on something you just

1 said, you said the data rates would be slower?

2 A. Yes.

Q. You're referring to data rates across anyparticular wire and any particular pin?

5 Α. Yes. Yes. I'm sorry. Across the data pins, 6 so rather than toggling your data pin at 200 million 7 times a second, you would toggle the data across any 8 particular pin at 100 million times a second, but you 9 would have twice as many pins so that you would have total bandwidth that's the same, but each pin would 10 toggle at half the rate. 11

12 Q. Again, so the record is clear, in terms of 13 system-wide performance, would the data rate be any 14 slower?

15 A. The total bandwidth would be the same.

16 Q. And by "bandwidth" you're referring to the --

17 A. The amount of data received per unit of time.18 Q. Now, you've already described the

19 disadvantages of using more DRAM pins when you20 explained this option in connection with dual-edged

21 clocking.

Are there any other disadvantages that would arise here other than what you've already described previously?

25 A. No.

Q. And then finally you list relying on DQS data
 strobe to provide timing.

First of all, can you please explain what is aDQS data strobe?

5 A. This is a timing signal that accompanies your 6 data that indicates -- for example, on DRAM writes, 1 different means of measurement?

2 Α. Exactly. This provides a different means of 3 alignment, so the data is aligned with the strobe and 4 so the recipient of the data would look at the strobe 5 rather than the system clock. 6 Now, with respect to the three components of Ο. 7 delay that you identified when you explained the 8 problem, which components, in other words, outbound, internal and return, which of those components would be 9 10 accounted for by relying upon a DQS data strobe to provide timing? 11 12 Potentially all. Α.

Q. Now, what, if any, would be the advantages of relying on a DQS data strobe to provide timing rather than using on-chip DLLs?

A. Well, you would eliminate your DLL, which would make your design simpler. It would consume less power. The design would be smaller, cheaper to manufacture,

19 and so forth.

20 Q. And what, if any, would be the disadvantages of 21 relying on the data strobe to provide timing rather 22 than using an on-chip DLL?

A. Well, what this suggests is that you would
not -- that the memory controller would not be relying
upon the global clock for the return data, which would

1 AFTERNOON SESSION 2 (1:30 p.m.) 3 (DX Exhibit Numbers 62 through 94 were marked for identification.) 4 5 JUDGE McGUIRE: This hearing is now in order. 6 At this time you may proceed, Mr. Oliver. 7 MR. OLIVER: Could we have just one moment, Your Honor? 8 9 JUDGE McGUIRE: Sure. 10 (Pause in the proceedings.) 11 MR. OLIVER: I apologize, Your Honor. We were 12 short a document and our computer operator went to look 13 for the document. She's not back yet. 14 JUDGE McGUIRE: Do you want to take a break 15 here, just a short two minutes? 16 MR. OLIVER: I think if we had just a couple 17 minutes, we could figure it out. I apologize for 18 that. 19 JUDGE McGUIRE: All right. Go ahead. 20 (Pause in the proceedings.) 21 MR. OLIVER: Your Honor, respondent has come to 22 our rescue with copies of the document. 23 JUDGE McGUIRE: Thanks very much, Mr. Detre. 24 BY MR. OLIVER: 25 Q. Good afternoon, Professor Jacob.

1 A. Good afternoon.

| 2  | Q. If we could turn then to the second question         |
|----|---|
| 3  | that you were asked, whether reasonable engineers in    |
| 4  | the early to mid-1990s would have understood from       |
| 5  | Rambus' '898 patent application that Rambus might be    |
| 6  | able to obtain patents with claims covering the         |
| 7  | technologies in question as proposed for use in JEDEC's |
| 8  | SDRAM and DDR SDRAM standards.                          |
| 9  | And first, can you please summarize the                 |
| 10 | conclusion that you reached to this question?           |
| 11 | MR. DETRE: Objection, Your Honor.                       |
| 12 | Just renewing the objection from earlier,               |
| 13 | there's been no foundation laid for this witness to     |
| 14 | testify about the state of mind of engineers in the     |

1 through time up to the present have used many different 2 forms of memory, including asynchronous memory, such as 3 EDO and fast page mode memory, which were in -- which 4 were developed in the late 1980s and in use in the 5 early 1990s. 6 In addition, as I think the testimony will make 7 clear, what we are doing is looking at the Rambus 8 '898 application in order to determine the understanding that can be drawn out of that 9 10 application. JUDGE McGUIRE: Overruled. I'll hear the 11 12 question. 13 MR. OLIVER: Thank you, Your Honor. BY MR. OLIVER: 14 15 Professor Jacob, can you please summarize your Ο. 16 conclusion to that second question? 17 No, engineers would not have suspected Α. 18 infringement. 19 Ο. Why not? 20 Because everything described -- the Α. technologies described in the '898 application are 21 either different implementations than the -- we'll 22 23 compare these to the technologies in dispute. They're either different implementations or 24 25 they were mechanisms that are clearly there in the

1 Rambus application or the Rambus specification to solve 2 problems that are inherent in Rambus' narrow, 3 multiplexed, packetized bus structure. 4 MR. OLIVER: Your Honor, may I approach? 5 JUDGE McGUIRE: Yes. BY MR. OLIVER: 6 7 Ο. Professor Jacob, I've handed you a copy of a document marked CX-1451. This is a copy of Rambus' 8 9 original '898 patent application. Is this a document that you reviewed in the 10 course of your work in this matter? 11 12 Yes, it is. Α. And if we could start, please, with the 13 Ο. so-called description of the invention -- or summary 14 15 of the invention -- excuse me -- that appears on 16 page 9 of CX-1451, internal page 7. That runs through 17 page 12 and followed by a brief description of the 18 drawings. 19 Did you review that portion of the application 20 at the time that you reviewed CX-1451? 21 Yes, I did. Α. 22 Ο. Can you please give a brief overview of your 23 understanding of the Rambus invention as described in CX-1451? 24 25 It is a narrow bus, multiplexed bus, meaning Α.

all of the information required to carry on a transaction is transmitted over the same wires rather than having separate, dedicated wires to carry the information. And there are no point-to-point connections in it. It's -- for instance, there's no chip-select network.

Q. If on page 9 I can direct your attention underneath Summary of the Invention to the line, which is apparently I believe in line 16, "and the bus has substantially fewer bus lines than the number of bits in a single address."

12 Do you see that?

13 A. Yes, I do.

14 Q. Can you please explain your understanding of 15 what that means?

A. Well the addresses of the day were typically several dozen. There are several dozen bits in an address. So for instance, if you had a 32-bit address, that's a four-gigabyte space.

20 So this is saying that your bus width in this 21 invention is significantly narrower than a single 22 address. And if a single address has 24 to 32 bits in 23 it, then their width of the bus is significantly or, 24 rather, substantially smaller than that, so this is 25 what they're talking about, for instance, an eight-bit

1 bus.

25

2 Q. And how does that compare with the bus used 3 with a JEDEC-compliant synchronous DRAM?

A. These days buses are about 144 bits plus
chip-select information -- well, there's a lot of wires
generally.

Q. Now, Professor Jacob, do you have an
understanding of the term "multiplexed" as it would be
applied to a bus architecture?

10 A. Yes, I do.

Q. And what does the term "multiplexed" refer to?
A. It means at different times different
information, different classes of information, are
transmitted over the same wire.

15 So for example, the main classes of 16 information would be control information, address 17 information, and data, and in a multiplexed bus, for 18 example, if you transmit data and/or address and/or 19 control over the same wire at different points in 20 time, then that would be a multiplexed wire, so a bus 21 is one that transmits the different pieces of information at different times rather than having a 22 23 separate, dedicated set of wires for each class of 24 information.

Q. Now, how, if at all, does the term or does the

1 concept of multiplexing relate to the Rambus invention
2 as described in this '898 application?

3 A. Could you repeat the question.

4 Q. Yes.

5 How, if at all, is the concept of multiplexing 6 related to the Rambus invention as it's described in 7 the '898 application?

8 A. Oh, it's inherent in the design.

9 Q. The concept of multiplexing is inherent in the10 Rambus design?

11 A. Yes. Yes. They are using the same bus to 12 transmit the request to the DRAM that they use to 13 transmit the data from the DRAM back to the memory 14 controller, so you're transmitting request information 15 and data information all in the same set of wires, so 16 that, by definition, is multiplexed.

Q. Now, how, if at all, does the concept of
multiplexing apply to bus architecture in
JEDEC-compliant synchronous DRAMs?

A. There's very little multiplexing going on. You have a separate control bus, you have a separate address bus, you have a separate data bus, and you have a separate chip-select bus, so those classes of information are being passed down their own separate wires.

Q. And Professor Jacob, are you familiar with the
 concept of packets?

3 A. Yes, I am.

Q. Can you please explain your understanding ofthe concept of packets?

6 A packet would be when you send a -- well, it's Α. the term that is used to mean a bundle of information 7 8 and the implication is that that bundle is sent over multiple cycles of time rather than transmitted all at 9 10 once, and so if you had a narrow bus, if you have, say, more information than can be put onto the bus in one 11 cycle, then that means it takes more than one cycle to 12 transmit that information. Therefore, what you end up 13 with is a packetized structure. 14

Q. Now, how, if at all, does the concept of packets or packetized system relate to the Rambus invention described in the '898 application?

18 A. Again, it's inherent in the design.

Q. In other words, a packetized system is inherentin the Rambus design as described in the

21 '898 application?

22 A. Yes, it is.

Q. And how, if at all, does the concept of packets or packetized system relate to JEDEC-compliant SDRAMs?

1 They're not packetized in the same way. Α. 2 Now, based on your review of the Q. 3 '898 application, CX-1451, did you see a description of 4 any particular clock system in CX-1451? 5 Α. Yes, I did. 6 Can you please explain the clock system that Ο. 7 you saw described in that application? Yes. 8 Α. The clock is what has been usually referred to as a U-shaped clock, meaning that what you 9 do is you send out on a piece of wire a clock signal, 10 and it traverses through the system and sends its 11 12 signal to every component in the system, and then at the far end it turns around and comes back, and every 13 component in the system sees the return signal as 14 15 well, so you have an early version of the signal and a 16 late version of the same signal that are then 17 propagated to each component in the system, meaning 18 each DRAM in the system as well as the memory 19 controller.

And so what they're doing is they're sending on one wire two logical signals, an early version of a clock signal and a late version of a clock signal. Q. I believe that you have a demonstrative that helps to explain this?

25 A. Yes, I do.

Q. And while we're pulling that up, let me state for the record that we had shown a demonstrative entitled Second Central Question which would be DX-95, and the next demonstrative that we'll bring up will be DX-96.

DX-96 has a caption Rambus Clock
Synchronization, and can you please explain what is
shown in DX-96?

9 A. Well, this is the picture of that U-shaped --10 this is a picture of that U-shaped clock where you 11 have an outgoing version of the signal and then it 12 turns around at the far left-hand side -- I'm sorry --13 far right-hand side, and it turns around and comes 14 back.

And so what's happening is you send the clock pulse -- for example, I've got little clock faces here to show the arrival of the signal, the time at which a signal arrives at a given point.

19 The signal is sent out at noon. It arrives at 20 the first DRAM several minutes later. It arrives at 21 the second DRAM several minutes later after that. Ιt 22 arrives at the third DRAM a little later, and so 23 Finally it arrives at the turnaround point of forth. 24 the U-shaped wire at quarter past and it makes its 25 return path and connects to each of those DRAMs as a

separate signal, so that's why it's called clock 1 and
 clock 2.

In Rambus' terminology they use both early and
late clocks and clock 1 and clock 2.

So this shows the time at which it arrives at 5 6 each of those locations as well. Finally, the signal arrives back at the bus master at half past, and so if 7 the bus master and each of the DRAMs has a local 8 9 circuit that can take the early version of the signal 10 and the late version of the signal and find a time average between these two, then they can all synthesize 11 an internal clock signal that is essentially a 12 13 representation of what time it is out at the turnaround 14 point, meaning quarter past.

Q. Now, again just so the record is clear, the clock signal would be leaving the bus master where it reads "outbound clock" at the top of the bus master box?

19 A. Yes.

20 Q. And then it would traverse out to the right, 21 turn around at the far right and come back to the point 22 where it reads "inbound clock"; is that right?

23 A. Yes.

24 Q. Now, Professor Jacob, I've directed your 25 attention specifically to pages 9 through 13 of

1 CX-1451, which is the '898 application.

2 Looking at page 13, there's a caption that 3 reads "Detailed Description" and then behind that of 4 course there are many pages that continue. Just in very general terms, what is described 5 starting at page 13 through the rest of CX-1451? 6 7 Α. This describes the Rambus mechanism, the details of the system. 8 9 Let's look if we could, please, at figure 2 of Ο. the application. This appears at page 130 of CX-1451. 10 Now, did you review figure 2 when you were 11 12 reviewing the '898 application? 13 A. Yes, I did.

5470

Q. And what are the sets of vertical lines?
 A. Those are each component's connection to the
 bus.

Q. Now, how, if at all, does the bus illustrated
in figure 2 differ from the bus structure of a
JEDEC-compliant SDRAM?

A. It's very different. For one thing, all of the major components of the bus are bused -- bus interfaces. They're multidrop interfaces so they're shared wires, they're shared between all the components using the system as opposed to having point-to-point connections.

And there's only a small number of bus data 13 14 lines. There's eight them, bus data 7, 6, 5, 4, 3, 2, 1 shown along the right-hand side. You have eight bus 15 16 data lines, and all the necessary information passes across those and added valid -- including control 17 18 information, address information and data, everything 19 propagates those few wires as opposed to a JEDEC system 20 which has lots, lots of wires, an order of magnitude 21 more.

Q. Professor Jacob, are you familiar with theconcept of a chip-select line?

A. Yes, I am.

25 Q. What is a chip-select line?

1 A chip-select line is an -- it's a wire in Α. 2 JEDEC architecture, JEDEC memory architecture, that 3 enables a rank of DRAMs and that identifies a rank of 4 DRAMs. Now, on figure 2, does that contain a 5 Ο. 6 chip-select line? 7 Α. No, it does not. And I believe you mentioned that 8 Ο. JEDEC-compliant SDRAMs do? 9 10 Yes. Yes, they do. Α. In the Rambus architecture, how does that 11 Ο. 12 architecture designate a particular DRAM or a rank of DRAMs? 13 It does it by encoding information in the 14 Α. packet itself. 15 16 So for example, when a packet is sent out by 17 the CPU or the bus master, every DRAM in the system 18 needs to decode that packet and determine if the packet 19 is designated for that particular DRAM or some other 20 DRAM in the system. 21 If I could ask you to turn within CX-1451 to Ο. 22 pages 20 through 25, please, and again, these are pages 23 designated in the very lower right-hand corner. 24 Beginning on page 20, towards the bottom the 25 caption reads "Bus." Do you see that?

1 A. Yes, I do.

| 2  | Q. And then underneath that, continuing on the          |
|----|---|
| 3  | next page, the description of bus followed by a caption |
| 4  | Protocol and Bus Operation?                             |
| 5  | A. Yes.   |
| 6  | Q. Can you explain just in general terms what is        |
| 7  | described in the pages 20 through 25 of CX-1451?        |
| 8  | A. Yes. This describes the physical organization        |
| 9  | of the bus as well as the operation of the bus, its     |
| 10 | protocol, the format of the information that's put out  |
| 11 | onto that bus.  |
| 12 | Q. If I could direct your attention in particular       |
| 13 | to page 23.   |
| 14 | And towards the bottom of page 23 there's a             |
| 15 | paragraph that begins "Any preferred implementation of  |
| 16 | this invention shown in figure 4, a request packet 22," |
| 17 | et cetera, and then it continues.                       |
| 18 | Do you see that?  |
| 19 | A. Yes, I do.   |
| 20 | Q. Now, what is the request packet that is being        |
| 21 | referred to there?                                      |
| 22 | A. That is the information that's required to           |
| 23 | handle particular requests, the information that's sent |
| 24 | to a DRAM to get it to perform a request or a read      |
| 25 | request or a write request or something along that.     |

Q. That paragraph references figure 4, so why
 don't we turn to figure 4. That appears on page 131 of
 CX-1451.

4 Can you please explain what is depicted in5 figure 4 of CX-1451?

6 A. Yes. This is the format of that request 7 packet.

Q. Let me start, if I could, by directing your attention to the top box and then within that box in the top there are a number of vertical lines that go partway down the box just above "access type master 03."

13Do you see those vertical lines5figure 4s

top row would be transmitted on the first bus cycle, the next row would be transmitted on the next bus cycle, and so forth, so that the packet takes six bus cycles to transmit.

Q. And that was the particular packet illustrated
in figure 4 would take six --

A. Yes. That packet would take six cycles, yes.
Q. And then could you give us a brief description
of the information that's being transmitted in the six
various clock cycles.

11 Α. Yes. Along the top row we have access type and 12 The access type is a four-bit field. master. It shows 13 access type 0 through 3. That's what that means, 0 bit, 1, 2, 3. That is information identifying what 14 type of access it is, for instance, whether it is a 15 16 read or a write. And it also identifies whether the 17 read or write should perform a row activate before a 18 column read or not. And it ultimately indicates a 19 latency to use.

The other four bits, the master bits, indicate something about the entity that's driving the request out onto the bus.

Q. And then the rows below that reads address?A. Yes.

25 Q. What does that indicate?

1 This indicates that those bits are the --Α. 2 together several different cycles worth of information 3 make up a single address, so first -- the first row of 4 address, address 0 through 8, that indicates that that's the first nine bits of the address. 5 The next row is the next nine bits of the address, and so forth. 6 7 And finally, in the last row, you have the last four bits of the address and four bits worth of block size 8 information. 9

Q. Now, within the address information, that would contain both the row address and the column address information?

13 A. Yes, it would.

14 Q. We'll return to block size in a moment.

Now, how, if at all, does the system depicted in figure 4 differ from the operation of a JEDEC-compliant SDRAM?

A. In a JEDEC-compliant SDRAM, much of the same information is transmitted, but instead of being transmitted over multiple cycles over the same sets of wires, the information in the JEDEC system is transmitted in one bus cycle over a large number of dedicated wires.

Q. Now, with reference to the '898 application as a whole, that is, CX-1451 as a whole, does that

1 delineates the block size.

| 2  | A. Okay. So for example, if you have four bits of       |
|----|---|
| 3  | data, that can represent any number from 0 to 15, so if |
| 4  | a DRAM sees the number 0 in that bit field in the block |
| 5  | size bit field of the packets, it would take that to    |
| б  | mean that zero bytes were to be transferred.            |
| 7  | If it saw the value 1, it would think that              |
| 8  | there should be one byte transferred, and the same goes |
| 9  | up to 7 and 8.  |
| 10 | If it sees the value 9 in the block size field,         |
| 11 | it takes that to mean that 16 bytes should be           |

5478

the variable block size feature that is depicted here in pages 29 and 30 of CX-1451 differ from the implementation of programmable burst length in the JEDEC-compliant SDRAM?

5 A. In the Rambus mechanism it is a dynamic 6 mechanism, meaning that this block size information is 7 carried in the request packet, so it can change from 8 request to request very easily, very efficiently.

9 In a JEDEC mechanism, the programmable burst 10 length feature is something that must be programmed by 11 a special initialization command, so -- and it is 12 typically used in a JEDEC system such that it's set 13 once at the system start-up and never changed again, so 14 the JEDEC mechanism is not dynamic. This mechanism, 15 the Rambus mechanism, is very dynamic.

Q. Well, is the use of the block size feature as described in the '898 application related in any way to the narrow bus, multiplexed bus structure?

A. Yes. The block size feature as described here is really -- it's clearly there to solve a scheduling problem that is inherent in the narrow, packetized bus structure that Rambus has described.

If you have a narrow, multiplexed bus
architecture where the requests are being -- are using
the same set of wires that the data is using, then

1 without a feature such as this where you can very

2 efficiently change the block size on a

3 request-by-request basis, it becomes very inefficient 4 to try to use this in a system where you expect your 5 data size needs to change.

Q. Now, how, if at all, does that differ from the
way in which programmable burst length is used in a
JEDEC-compliant SDRAM?

In a JEDEC-compliant SDRAM, programmable burst 9 Α. 10 length is there as a convenience. It is something that 11 is set once and not changed again, because it's not 12 necessary for bus scheduling in the JEDEC system 13 because you have separate buses. Because the control 14 information uses a totally separate bus from the data 15 information, you naturally get this -- a very efficient 16 pipelined nature of data transfer without having to 17 resort to something like this.

Q. Now, in your opinion, would an engineer reading the '898 application, CX-1451, in the early to mid-1990s have thought that Rambus could obtain patent rights over the programmable burst length feature as it was used in the JEDEC SDRAM standard?

A. No, they would not.

24 Q. Why not?

2523 A.3m t - not? cb - ntata teuta p dare as

1 solve the problems that are inherent in the narrow, 2 multiplexed bus architecture. It's inherently tied to 3 that narrow, multiplexed bus architecture. 4 Q. Let me ask you to turn next, please, to 5 pages 16 and 17 of CX-1451. 6 And if I could direct your attention in particular on page 16 to the bottom paragraph appearing 7 8 on that page. You'll see that there's a reference to 9 10 access-time registers on that page? Yes, I do. 11 Α. 12 Can you please explain the concept of access Ο. time as used in Rambus' '898 application? 13 14 Access time refers to the transpiring of time Α. between a -- the receiving of a request and the 15 16 response to that request, so it's a delay between 17 receiving a request and, for instance, driving the 18 corresponding data out onto the bus. 19 Ο. If I could then ask you to turn, please, to 20 page 29 of CX-1451. 21 And I'd like to direct your attention to the 22 table appearing at the top of page 29, please. 23 And one of the columns of the table in the right-hand side reads "Access Time." 24 25 Do you see that?

1 A. Yes, I do.

Q. Now, could you please explain what is being
depicted in this table with particular reference to
access time.

A. Well, this is showing the relationship between those access-time registers and the concept of access time as well as the bits in the request packet that are called access type. Remember, the first four bits of each packet are called this access type value.

10 So depending upon what value you see in that 11 access type field in the request packet, this causes the -- and so that's corresponding to the first column 12 13 in the table. Depending upon the value that you see in that field, the DRAM -- or depending upon what value 14 the DRAM sees in that field, the DRAM would then use an 15 16 access time corresponding to the value held in one of 17 these access registers, and that's shown in the far 18 right column.

19 So for example, if the DRAM sees the value 6 or 20 7 in the access type field, it would use access 21 register 3 to determine its latency. If it sees the 22 value 4 or 5, it would use access register 2 to 23 determine its access time. And in the middle column it 24 tells you what type of DRAM access would be then 25 performed, whether it's a column read only or a row

1 activate and a column read.

| 2  | Q. Now, how, if at all, does the implementation of      |
|----|---|
| 3  | the access-time register described in the               |
| 4  | '898 application differ from programmable CAS latency   |
| 5  | as implemented in JEDEC-compliant SDRAMs?               |
| 6  | A. It differs in that it's a very dynamic               |
| 7  | mechanism. The fact that you can choose between         |
| 8  | multiple access times by setting different values in    |
| 9  | your request packet enables you to dynamically change   |
| 10 | the latency of each request on a request-by-request     |
| 11 | basis and do so very efficiently, whereas in the JEDEC  |
| 12 | mechanism you have to change the programmable CAS       |
| 13 | latency value through a special initialization or a     |
| 14 | special command that takes extra time and you can't     |
| 15 | change it on a request-by-request basis without going   |
| 16 | through that special command.                           |
| 17 | So in JEDEC-compliant systems you program that          |
| 18 | feature once at start-up and never change it again,     |
| 19 | whereas in the Rambus mechanism the fact that you can   |
| 20 | select different latencies based on bits in the request |
| 21 | packet enables a far more dynamic system.               |
| 22 | Q. Now, based on your review of the                     |
| 23 | '898 application, how, if at all, is the                |
| 24 | implementation of the access-time register that you've  |
| 25 | described related to the narrow bus or packetized       |

2 the JEDEC SDRAM standard?

3 A. No, they would not.

4 Q. Why not?

A. Because this is clearly there to solve -- it's
clearly in the Rambus mechanism to solve scheduling
problems that are inherent in the narrow, multiplexjT<sup>\*</sup>cewe8<sup>\*</sup>

1 clock 1. And when it gets to the end of the wire on 2 the left-hand side, it turns around and comes back. 3 And note that each chip has two connections to that one wire, so each chip gets two logical clock 4 5 signals. It gets clock 1, which is the early version 6 of the clock, and it gets clock 2, which is the late version of the clock. 7 8 Again, just to be certain the description is Ο. 9 clear, how many actual clock wires are there in the 10 bus? There is one clock wire and that one clock wire 11 Α. carries two logical signals. 12 13 And again, to be certain the record is clear, Ο. the outbound signal would be on the top horizontal wire 14 15 in figure 8a? 16 Α. Yes. 17 And that would loop around the left-hand side Ο. 18 and come back in the lower horizontal line in 19 figure 8a? Labeled "clock 2." 20 Α. Yes. Yes. 21 Now, does this correspond to the demonstrative 0. 22 that you explained a moment ago with the outbound clock 23 and the inbound clock? 24 Α. Yes. Absolutely. 25 If we could next turn to page 148 of CX-1451. Ο.

1 A. No, its does not.

2 Q. Does figure 12 show a DLL? 3 Α. No, it does not. How does the circuit depicted in figure 12 4 0. 5 differ from a DLL circuit as it would appear in a 6 DDR SDRAM? 7 Α. Actually I have a demonstrative that would 8 illustrate that. 9 Ο. If we could pull up the next demonstrative, please, I believe that will be DX-97. 10 This is a slide with the title Rambus' Delay 11 12 Circuit versus a DLL. 13 Professor Jacob, perhaps you could explain using DX-97 how the circuit depicted in figure 12 of 14 15 Rambus' '898 application differs from a delay-locked 16 loop circuit. 17 Well, as I said, Rambus' delay circuit takes an Α. 18 early clock and a late clock and finds the time average 19 between the two, and a delay-locked loop takes two 20 signals as input and delays one so that it becomes in 21 sync with the other. They perform very different

22 functions.

And as this demonstrative shows, the circuits
are very different. One is not equal to the other.
The one on the right is a typical delay-locked

1 loop implementation. I pulled that out of Dally and 2 Poulton's book on high-speed circuits. 3 And the figure on the left is Rambus' figure 12 4 from their '898 application. Now, how, if at all, does the function of the 5 Q. 6 circuit depicted in figure 12 of Rambus' 7 '898 application differ from the function of a DLL in a DDR SDRAM? 8 9 Α. It -- they don't have the same function at all. 10 The circuit depicted in the figure on the left 11 12 takes two clocks and finds the time average -- takes two clock signals and finds the time average between 13 14 them. 15 The figure on the right delays the top signal, which is labeled "ref. clock e "ref. clo7msr1tMTe fusc8 signa 16

5489

3 Α. No, it does not. 4 Does the '898 application ever refer to a DLL 0. 5 or a delay-locked loop? 6 Α. No, it does not. 7 Ο. In your opinion, would an engineer reading the 8 '898 application during the mid to late 1990s have understood that Rambus might claim patent rights to 9 on-chip DLL as it was used in the JEDEC DDR SDRAM 10 standard? 11 12 No, they would not. Α. 13 Ο. Why not? 14 Thoroughly different implementation, different Α. circuit, different function. They are nothing alike. 15 16 If I could ask you to turn, please, to page 149 Ο. 17 of CX-1451. And I'd like to direct your attention to 18 figure 13 appearing at the top of the page. 19 And again, did you review figure 13 at the time 20 you reviewed the entire '898 application? 21 Yes, I did. Α. 22 Ο. Can you please explain what is depicted in 23 figure 13 at page 149 of CX-1451? Yes. This is a timing diagram showing the time 24 Α. 25 at which certain events happen. For The Record, Inc.

'898 application ever refer to a PLL or a phase-locked

1

2

loop?

Q. The data signals you referred to, that would be
 127 and 125?
 A. Yes. Yes.

Q. Now, in figure 13, is the data latched in time
with either of the external clock signals?

6 A. No, it is not.

7 Q. With what clock signal is the data latched 8 with?

9 A. It is latched in sync with no external signal 10 in the system. It's latched out of phase with respect 11 to the external clock. And moreover, each DRAM in the 12 system will bear a different phase relationship between 13 that clock signal and when the data is latched, the 14 latched --

15 Q. So in other words, it's latched only in phase 16 with the internal clock?

17 A. Yes.

Q. And the internal clock is out of phase witheach of the external clock signals?

20 A. Yes, it is.

21 Q. Now, how, if at all, does the implementation of 22 the clocking scheme as described in the

23 '898 application differ from the implementation of the

24 dual-edged clocking scheme in JEDEC's DDR SDRAM

25 standard?

A. Well, for one thing, the JEDEC DDR clocking scheme, as opposed to the Rambus clocking scheme which uses one wire to transmit two logical clock signals, the JEDEC DDR standard uses two wires to transmit one logical clock signal. That's the definition of the differential signal.

7 In addition, the data in DDR is latched in sync with the external clock and for each DRAM in the 8 9 system, each DRAM bears the same phase relationship between the external clock and when the data is 10 latched, as opposed to Rambus where it's latched out of 11 12 phase with the external bus clock and each DRAM bears a 13 different phase relationship between when the data is 14 latched and the external signal.

Q. Now, in your opinion, would an engineer reading the '898 patent application during the 1990s have thought that Rambus could obtain patent rights over the dual-edged clocking feature as it was proposed for use or used in the JEDEC DDR SDRAM

20 standard?

21 A. No.

22 Q. Can you please explain why?

A. Because they're different implementations.

24 Q. Next, Professor Jacob, I'd like to consider the 25 claims contained in Rambus' '898 application.

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

Have you reviewed the original 150 claims of the '898 application?

3 A. Yes, I have.

Q. In your opinion, would any of those claims
have alerted an engineer in the 1990s that Rambus
might seek to obtain patent rights over features
proposed for use or used in the JEDEC SDRAM or
DDR SDRAM standards?

9 A. No.

10 Q. Why not?

Because all of the claims deal with -- or each 11 Α. 12 of the claims either deals with Rambus' clocking mechanism, which was different from JEDEC's clocking 13 14 mechanism, or the claim deals with Rambus' packaging 15 techniques, which are different from the packaging 16 techniques that JEDEC was dealing with, or the claim is 17 explicitly limited to the narrow, multiplexed, 18 packetized bus structure, which was unlike the bus 19 organization considered by JEDEC. 20 0. I'd like to take a look at three claims and to 21 help illustrate what you just said.

If I could ask you to turn, please, first to page 64, looking at claim number 1.

24 Do you have that in front of you?

25 A. Yes, I do.

Q. Now, what, if anything, in claim number 1
 indicates to you that this claim would not apply
 outside of the specific Rambus architecture?

A. Well, for instance, the last two clauses said
"bus containing substantially fewer bus lines than the
number of bits in a single address" and "said bus
carrying device-select information without the need for
separate device-select lines connected directly to
individual memory devices."

Both of these are very different from the memory bus architectures of the day, the DRAM bus architectures of the day.

Q. Looking at the first clause you identified, said bus containing substantially fewer bus lines than the number of bits in a single address, what about that clause indicates it will be different from the way that JEDEC implemented its SDRAM standard?

A. The way JEDEC implemented its DRAM standard was similar to the way DRAMs had been -- DRAM interfaces had been orchestrated, used, had substantially more bus lines than the number of bits in a single address. In a typical memory bus architecture.

Q. Now, looking at the second of the two clauses
that you identified, said bus carrying device-select
information without the need for separate

device-select lines connected directly to the individual memory devices, again, what is it about that clause that would serve to distinguish this claim from the way in which JEDEC implemented its SDRAM standard?

A. Well, JEDEC-compliant DRAM organizations did have a need for a separate device-select line connected directly to each individual memory device. That was the way things had been built and this is the way JEDEC continues to build their memory systems, so this is very different from the way things have been done.

13 Q. Would that device-select line be the 14 chip-select line you referred to earlier?

A. Exactly. That would be the chip-select linethat I referred to.

Q. Let me ask if you could, please, to turn to claim number 73. I believe it appears at page 89 of CX-1451.

20 It actually begins on page 89 and carries over 21 to the top three lines of page 90.

Now, what, if anything, about claim 73 indicates to you that this claim would not relate to the JEDEC SDRAM standard?

25 A. This describes the Rambus clocking scheme that

generates an early version of the clock signal as well
 as a late version of the clock signal.

Q. I assume from what you're saying that is then
different from the JEDEC --

A. I'm sorry. Yes. This is very different from the clocking scheme that was considered by JEDEC, where you don't consider early and late versions of the clock signal; you just have one, one logical signal.

Q. And I asked you specifically about JEDEC's
 SDRAM standard.

12 A. Yes.

Q. Is there anything about claim 73 that would serve to indicate that it would not apply to the JEDEC DDR SDRAM standard?

16 The same, the same is true. The SDRAM and Α. 17 DDR SDRAM both use a single logical clock signal, not 18 this dual local clock signal with early and late signals that are described, for instance, in the 19 second, third and fourth elements of this claim. 20 This is nothing like what was used in SDRAM or DDR SDRAM. 21 22 Ο. If I could then ask you to turn, please, to 23 claim number 91, which I believe appears at page 99.

Now, what, if anything, in claim 91 indicates to you that this claim would not apply outside of the 1 particular Rambus architecture?

| 2  | A. So this describes Rambus' packaging scheme          |
|----|--|
| 3  | which was to place the connectors of a DRAM only on    |
| 4  | one edge of the DRAM chip as shown, for example, in    |
| 5  | the last two lines or the last three lines of the      |
| б  | claim, talking about the connections are placed along  |
| 7  | a single side of the package, and this is very unlike  |
| 8  | the DRAM packages of the day which used both sides of  |
| 9  | the package. They used, you know, more than one edge   |
| 10 | of the package to connect to the rest of the system.   |
| 11 | MR. OLIVER: May I approach, Your Honor?                |
| 12 | JUDGE McGUIRE: Yes.                                    |
| 13 | BY MR. OLIVER:   |
| 14 | Q. Professor Jacob, I've handed you a document         |
| 15 | marked as CX-1460. I'll give you just a moment to look |
| 16 | at it.   |
| 17 | (Pause in the proceedings.)                            |
| 18 | A. All right.  |
| 19 | Q. CX-1460 is a copy of the Rambus patent              |
| 20 | number 5,243,703 issued September 7, 1993.             |
| 21 | Professor Jacob, did you review Rambus'                |
| 22 | '703 patent in connection with your work in this case? |
| 23 | A. Yes, I did.   |
| 24 | Q. In your opinion, would Rambus' '703 patent have     |
| 25 | alerted an engineer during the 1990s that Rambus might |

seek to obtain patent rights over features contained in
 the JEDEC SDRAM or DDR SDRAM standards?

3 A. No, it would not.

4 Q. Why not?

A. Because this patent deals with the U-shaped clock or the reflected clock. It's a -- it deals with schemes using two logical clock signals, an early version of the signal and a late version of the signal, finding the time average between the two.

Q. If I could ask you to turn to page number 24,
 please, in CX-1460.

12 And I'd like to direct your attention to claim 13 number 1, starting a third of the way down the 14 left-hand column on page 24 and continuing onto the 15 right-hand column.

And can you please explain what it is about this claim number 1 that indicates to you that the claim was limited to the particular Rambus clocking scheme?

A. Well, the claim deals with what I was talking about, a clock system that delivers an early version of a signal and a late version of a signal, and the reason that you can determine this is because it talks about path length matching between clock 1 and clock 2 and a turnaround point.

1 For example, lines -- somewhere around line 38 2 or -- we'll start at line 35 in the first column, 3 wherein the first clock signal generation means is 4 coupled at, one, a first point of the transmission line means for receiving the clock signal, the global clock 5 6 signal, and two, a second point of the transmission line means for receiving the global clock signal 7 8 wherein the first point is between the first end and the midpoint, wherein the second point is between the 9 midpoint and the second, they're talking about the path 10 length matching things so that the reflection time for 11 12 the first -- for the first clock and the second clock, 13 they're equal, their transmission to the midpoint are equal so that you can have a nice midpoint between the 14 15 two so that every chip in the system has the same time 16 average.

17 And you know, you get the same sort of language 18 at the end of the claim that talks about synchronizing 19 between these two.

Q. And that describes the U-shaped, the loop clockthat you had described earlier?

22 A. Yes. Exactly.

Q. Now, within the '703 patent there's the
so-called specification, which is the language
appearing before you reach the actual claims.

1 Is there any -- based on your review of that part of the patent, is there anything in that portion 2 3 of the patent that differed in any substantial way from 4 the description you mentioned provided in the 5 '898 application? 6 Α. Nothing that I noted. It seemed to be 7 substantially the same as what was in the 8 '898 application. 9 Ο. Was there then anything in the specification portion of the '703 patent that would have alerted an 10 engineer during the 1990s that Rambus might be able to 11 12 obtain patent rights over features contained in JEDEC SDRAM or DDR SDRAM standards? 13 14 Α. No. 15 MR. OLIVER: May I approach? 16 JUDGE McGUIRE: You may. 17 BY MR. OLIVER: 18 0. Professor Jacob, I've handed you a document 19 marked CX-887. It's a two-page document. The first 20 page is a letter to Mr. Ken McGhee of Electronic 21 Industries Association, dated June 17, 1996, from 22 Mr. Richard Crisp. And the second page is also dated 23 June 17, 1996, with a caption Rambus U.S. and Foreign Patents, followed by a list of numbers. 24 25 Professor Jacob, did you review CX-887 in

1 connection with your work on this case?

2 A. Yes, I did.

3 Q. And did you review the various patents that are 4 listed on page 2 of CX-887?

5 A. Yes, I did.

Q. Now, in your opinion, would the patents listed
in the attachment to the letter that is on page 2 of
CX-887 have alerted an engineer in the 1990s that
Rambus might be able to obtain patent rights over
features incorporated in the JEDEC SDRAM or DDR SDRAM
standards?

12 A. No.

13 Q. Why not?

14 Because in each of the cases the patents fall Α. under one of several different categories. 15 They 16 either are restricted to the -- explicitly restricted 17 to the narrow, packetized, multiplexed bus 18 organization, or they contain -- or deal with the 19 topic that lies outside of the scope of JEDEC 42.3, or 20 they are describing material that could have related 21 to or could have been within the scope of JEDEC 42.3 but cover minor implementation details that JEDEC did 22 23 not consider in the definition of the standard. Professor Jacob, I'd like to turn now to the 24 Ο.

25 third of the four questions that you addressed, and

1 that's the question of whether Rambus had issued 2 patents or pending patent applications before June of 3 1996 that contained claims that a reasonable engineer 4 would believe covered the four technologies at issue in 5 this case.

Now, Professor Jacob, have you reviewed the
claims of any patent applications that Rambus
submitted to the Patent and Trademark Office before
June of 1996?

10 A. Yes, I have.

Q. And have you reached a conclusion as to whether any of those claims would or might be considered to cover the technologies at issue in this case?

15 A. Yes.

16 Q. Could you summarize very briefly what your 17 conclusion is.

18 A. That there do exist patent claims that cover19 each of the technologies in dispute.

20 Q. By the way, I should note for the record that 21 we have pulled up another demonstrative slide,

22 entitled Third Central Question. I believe that would 23 be DX-98.

24JUDGE McGUIRE: Mr. Oliver, can I get some hard25copies of these screens, these demonstratives, at some

For The Record, Inc. Waldorf, Maryland 1 point?

2 MR. OLIVER: Yes. Absolutely, Your Honor. I don't know if we'll have a set for you by today but 3 4 certainly by tomorrow morning. 5 JUDGE McGUIRE: That's fine. 6 BY MR. OLIVER: 7 Q. Professor Jacob, let's start with programmable CAS latency. 8 9 Have you formed any opinions as to whether an engineer could reasonably construe any of the claims 10 that you reviewed to cover programmable Have youMCs6 cs 0 11 Add look's also 1 ewe30 0 0 scnburstS lngth,ttely, Your Honor. I1

Add briefwe'lw 1 so y havou clusuldlutely 3.03 MR. OLIVER:

1 That one could -- yes, an engineer could Α. 2 construe that claims did cover programmable burst 3 length as was discussed in JEDEC 42.3. MR. OLIVER: Your Honor, if we could have just 4 5 a moment to set up an easel in order to -- in a moment 6 or two we want to set up a couple of demonstratives on 7 the easel. JUDGE McGUIRE: Take a few moments. 8 9 We'll just go off the record for two minutes. 10 If you want to get up and stretch, go ahead. 11 (Recess) 12 JUDGE McGUIRE: Mr. Detre. MR. DETRE: Your Honor, before Mr. Oliver 13 begins this line of questioning, it looks to me like 14 15 he's about to get into programmable CAS latency, 16 purported programmable CAS latency claims which are, 17 according to the demonstratives they shared with us, 18 are the same ones that Mr. Nussbaum testified about. 19 In other cases, the FTC has always taken a 20 position that there should be one expert per topic. 21 This is cumulative, Your Honor, and I don't think we 22 should hear it again. 23 JUDGE McGUIRE: Mr. Oliver? 24 MR. OLIVER: We're simply presenting two 25 points. First of all, we're merely presenting it from

a different point of view, from a technical expert as opposed to a patent expert, depending on whether either you or the commission wishes to attach more weight to a patent expert or more weight to a technical expert. It's not cumulative because it's coming from an additional point of view.

In addition, I believe that Professor Jacob may
have additional information and understanding with
respect to certain aspects of the technology that may
bear upon his testimony.

11 JUDGE McGUIRE: Overruled.

12 MR. OLIVER: May I approach, Your Honor?

13 JUDGE McGUIRE: Yes.

14 BY MR. OLIVER:

Q. Professor Jacob, I've handed you a document marked CX-1504, which is a prosecution history of a Rambus patent, and I'd like to ask you to turn in particular to page 216 of CX-1504.

19 A. Okay.

20 Q. And beginning on page 216 is a portion of this 21 prosecution history that consists of an amendment at 22 the top captioned In The United States Patent and 23 Trademark Office. In the box on the right-hand side is 24 a date, January 6, 1995. The left-hand side indicates 25 the serial number 07/847,961.

Professor Jacob, did you read this amendment to the '961 patent application in the course of your work in this matter?

1 referring to page 1 of DX-99?

2 A. Yes.

3 And Professor Jacob, we have also placed a copy 0. 4 of a page from release 4 of the JEDEC SDRAM standard on 5 the easel, and if it is helpful for you to do so, please feel free to approach that, and if you wish to 6 7 mark up or make any marks on the blowup, please feel free to do so. I have a marker here that I believe 8 9 will work. The ones next to you probably don't work, but I think this one here should work. 10

11 A. Okay. Great. Thanks.

Q. And with those materials, please make use of any of those materials you find helpful, but can you please explain your conclusion as to why you believe that a reasonable engineer could construe claim 160 of the amendment to the '961 application as potentially covering a CAS latency feature as proposed for use in the JEDEC SDRAM standard?

A. All right. Well, let's go through this elementby element.

21 So element 1 describes a memory storage system 22 including a bus and a semiconductor device, and this is 23 clearly the work of JEDEC 42.3 that describes or 24 defines specifications for semiconductor devices and

1 example, up here on page 134 of JX-56.

Element 2 reads "having that is configurable by a device external to the semiconductor device," and I'm reading that as if the word "that" is a typo. "That" should be eliminated so that the phrase would read a semiconductor device that is configurable by a device.

8 So element 2 describes a -- the fact that the 9 semiconductor device is configurable by an external device and in comparison to JEDEC work is the 10 configuration information that's provided to the SDRAM 11 by the bus controller, and the type of information 12 13 that's provided to initialize the DRAM to configure it 14 is described in JX-56 at, for example, pages 114, 115 and 116. 15

Element 3 describes a -- the fact that the semiconductor must have at least one pin to couple the semiconductor to the bus, and for example, pinouts can be found within the JEDEC specification, for example, page 106 of JX-56.

21 Element 4 describes a register operative to 22 store information within the semiconductor device.

And for example, up in the diagram on the easel or the illustration up on the easel we have pictured the SDRAM mode register. That is a register within the

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 pin.

| 2 |      |    | So | that  | clear | ly specifies | а  | manner  | in | which | the |
|---|------|----|----|-------|-------|--------------|----|---------|----|-------|-----|
| 3 | DRAM | is | to | respo | nd to | transaction  | re | equests |    |       |     |

Element 6 describes the fact that the -describes how the information is received by the semiconductor device, so it says that the information is received when the semiconductor device is configured and the semiconductor device stores that information that is received from the bus lines into the register.

And for instance, in the JEDEC spec, JX-56, 11 12 pages 14 -- 114, 115 and 116, the power-on configuration sequence is described wherein the memory 13 14 controller puts information out onto the bus. That information is grabbed directly off of the bus by the 15 16 DRAM device and that information is put directly into 17 that SDRAM mode register. And that's all described 18 within the spec.

So there's clearly a relationship there.
And element 7 is sort of a restatement of
element 5. It says thereafter the semiconductor -- or
thereafter responds to transaction requests in the
manner specified by the information in a mode
register.

25 So for example, we'll return to the burst

length example. As shown in the SDRAM mode register,
 you have a burst length value that can change the way
 that the DRAM part responds to a read request or a
 write request.

5 JUDGE McGUIRE: All right. Just so I'm clear, 6 I want to inquire here. What is meant in this column 2 7 when it says "JEDEC Work"? What exactly does that term 8 imply?

9 THE WITNESS: In column 2?

JUDGE McGUIRE: DX-99, at the top of the page there. It seems sort of broad. I'm trying to get an understanding of what that entails.

13 THE WITNESS: Oh, what this is meant to show is a comparison between the claim language in claims 14 15 that were outstanding at the time that Rambus was a 16 member of JEDEC to work that was going on within the 17 JEDEC 42.3 subcommittee while Rambus was there, so 18 this points to specific instances of things that were 19 happening at the time that Rambus was a member of 42.3. 20

21JUDGE McGUIRE: Okay. Go ahead, Mr. Oliver.22MR. OLIVER: Thank you, Your Honor.

Your Honor, could I invite Professor Jacob to mark on the demonstrative any particular elements that he was referring to?

JUDGE McGUIRE: He may approach.

2 BY MR. OLIVER:

Q. Professor Jacob, could I ask you to use this
pen to mark on the demonstrative the mode register that
you've referred to.

6 A. (Witness complies.)

Q. And Professor Jacob, can you mark the particular portion of the mode register that you referred to that would determine the burst length?

10 A. (Witness complies.)

11 These are simply two different representations 12 of the same register, whereas this simply says that 13 this is reserved to test mode. This bit is not one 14 that's for test mode (indicating).

15 These are both the mode register. The only 16 difference is that when this bit is a 1, it's in test 17 mode.

18 So the bottom three bits correspond to the 19 burst length information. This box right here 20 indicates for the eight different values that these 21 three bits can represent, these three bits can represent numbers between and including 0 to 7. For 22 23 the eight different possibilities that can be held 24 here, how the DRAM should respond (indicating). 25 So there are eight different things that the

1 DRAM could possibly do.

2 Q. Would you please label the two circles you've 3 just drawn as relating to burst length.

4 A. Yes.

5 (Witness complies.)

Q. And Professor Jacob, while you're there, could you also mark on that demonstrative which portion, if any, of the mode register would relate to CAS latency.

9 A. (Witness complies.)

10 The three bits that are labeled "LTMODE" within 11 the mode register, those bits hold CAS latency 12 information (indicating).

And this is tied to the bottom-most box down here that shows for the eight different values that could be held in LTMODE how the DRAM should respond to requests.

17 So clearly different values of LTMODE 18 correspond to different behaviors caused by the --19 caused -- different behaviors that the DRAM would 20 have.

21 Q. Let the record reflect that the witness is 22 pointing to a box labeled "latency mode" towards the 23 bottom of the demonstrative.

24 Your Honor, could we mark this demonstrative as
25 DX-100?

1 JUDGE McGUIRE: Yes.

2 THE WITNESS: So -- (witness indicating). 3 And I have labeled the diagram further to show 4 that the burst length subtable -- or I don't know what 5 you want to call this, but this little table that's 6 call Burst Length and this little table that's called 7 Latency Mode, both of these tables specify manners in 8 which the DRAM is to respond to requests received by 9 the DRAM from the memory controller. BY MR. OLIVER: 10 Thank you, Professor Jacob. 11 Ο. 12 You're welcome. Α. 13 JUDGE McGUIRE: Do you want to go ahead and just have that marked as DX-100 while you're up there. 14 15 MR. OLIVER: May I approach, Your Honor? 16 JUDGE McGUIRE: Yes. 17 (DX Exhibit Number 100 was marked for identification.) 18 19 BY MR. OLIVER: 20 Now, Professor Jacob, just so the record is 0. 21 clear, I believe my question was framed specifically with respect to CAS latency, but I believe in your 22 23 discussion you referred both to CAS latency and burst 24 length. 25 Α. Oh. I'm sorry.

1 Q. That's quite all right.

| 2  | I just wanted to be clear, though, that first           |
|----|---|
| 3  | of all with respect to the explanation that you've      |
| 4  | given, the claim table on page 1 of DX-99, does that    |
| 5  | set forth the basis for your conclusion that claim 160  |
| 6  | of the amendment to the '961 application could be       |
| 7  | reasonably interpreted by an engineer as covering the   |
| 8  | CAS latency feature as incorporated in the JEDEC SDRAM  |
| 9  | standard?   |
| 10 | A. Yes, it does.  |
| 11 | Q. And does the claim chart set forth on page 1 of      |
| 12 | DX-99 also set forth the basis for your conclusion      |
| 13 | A. Yes, it does.  |
| 14 | Q. Let me make sure the record is clear.                |
| 15 | It also sets forth the basis of your conclusion         |
| 16 | that claim 160 of the amendment to the '961 application |
| 17 | could also be construed by a reasonable engineer to     |
| 18 | cover the burst length feature as incorporated in the   |
| 19 | JEDEC SDRAM standard?                                   |
| 20 | A. Yes.   |
| 21 | Q. Now, Professor Jacob, in interpreting the            |
| 22 | claim 160 of the amendment to the '961 application, did |
| 23 | you interpret the word "bus" in that claim to be a      |
| 24 | narrow, multiplexed bus of the type that you described  |
| 25 | earlier?  |
|    |   |

1 A. No, I did not.

2 Q. Why not?

3 I interpreted "bus" to -- using the normal and Α. 4 common definition of the term, which is simply a 5 collection of wires. 6 MR. OLIVER: May I approach, Your Honor? 7 JUDGE McGUIRE: Yes. BY MR. OLIVER: 8 9 Ο. Professor Jacob, I've handed you a document that's been marked as CX-1892. It's a report of 10 William Huber regarding claim construction and 11 12 infringement of U.S. patent numbers in connection with 13 the Micron versus Rambus litigation. 14 Is this a document that you considered in the 15 course of your work on this matter? 16 Yes, it is. Α. 17 And generally, what is the subject matter of Q. 18 CX-1892? 19 Α. It describes claim construction and 20 infringement of patents. 21 Q. Could you turn, please, to page 25 of CX-1892. 22 And if I could direct your attention in 23 particular to the bottom box on page 25, the left-hand

24 side that reads "a bus or external bus." Do you see 25 that?

1 A. Yes, I do.

| 2  | Q. And then in the right-hand side there's a            |
|----|---|
| 3  | caption towards the top that says "Meaning and Basis"   |
| 4  | and then in the box next to "bus" under Meaning and     |
| 5  | Basis it reads, "A bus is a set of signal lines used by |
| б  | an interface system to which a number of devices are    |
| 7  | connected and over which information is transferred     |
| 8  | between devices."                                       |
| 9  | Do you see that?  |
| 10 | A. Yes, I do.   |
| 11 | Q. Did you consider that definition of a bus in         |
| 12 | connection with your claim interpretation?              |
| 13 | A. Yes, I did.  |
| 14 | Q. And is that definition of a bus appearing at         |
| 15 | page 25 of CX-1892 consistent with the way that you     |
| 16 | defined "bus" for purposes of this analysis?            |
| 17 | A. Yes, it is.  |
| 18 | Q. And by the way, Professor Jacob, did you             |
| 19 | understand Mr. Huber to be working on behalf of Micron  |
| 20 | or on behalf of Rambus in connection with this          |
| 21 | litigation?   |
| 22 | A. I believe he was working on the behalf of            |
| 23 | Rambus.   |
| 24 | MR. OLIVER: May I approach, Your Honor?                 |
| 25 | JUDGE McGUIRE: Yes.                                     |
|    |   |

2 Professor Jacob, I've handed you a document Q. 3 marked as CX-1875. It's also an expert report of William Huber and in this case in connection with the 4 5 litigation of Rambus versus Infineon. 6 Now, did you consult CX-1875 in connection with 7 your analysis of the patent claims? 8 Α. Yes, I did. 9 Ο. If I could ask you to turn, please, to page 77 of CX-1875. 10 I'd like to direct your attention here to the 11 12 line starting on the left-hand side with "bus" that appears in the second row on page 77. 13 14 Α. Uh-huh. 15 And again --0. 16 Α. Yes. 17 -- in that row on the right-hand side under Ο. 18 Meaning and Basis, "A bus is a set of signal lines used 19 by an interface system to which a number of devices are connected and over which information is transferred 20 between devices." 21 Again, is that definition of the term "bus" 22 23 consistent with the way that you defined "bus" in your interpretation of claim 160 in the amendment to the 24 25 '961 application?

1 A. Yes, it is.

2 MR. OLIVER: May I approach, Your Honor?

3 JUDGE McGUIRE: Yes.

4 BY MR. OLIVER:

Q. Professor Jacob, I've handed you a document
that's been marked as CX-1893. This is an expert
report of Robert Murphy in connection with the Micron
versus Rambus litigation.

9 Did you consult CX-1893 in connection with your 10 claims analysis?

11 A. Yes, I did.

12 If I could ask you to turn, please, to page 27. Q. Professor Jacob, on page 27, the term --13 focusing particularly on the paragraph in the middle of 14 the page, stating "Bus: A plurality of conductors 15 16 capable of being connected to at least two 17 communicating entities," is that statement of bus 18 consistent with your interpretation of the term "bus" 19 as you used it interpreting claim 160 of the amendment 20 to the '961 application?

21 A. Yes, it is.

Q. Now, Professor Jacob, returning for a moment to the language of the claim 160 as set forth on page 1 of DX-99, there's a term "transaction request."

25 Now, what is a transaction request?

1 That's a general term meaning to be inclusive Α. 2 of read requests and write requests and perhaps control 3 information as well. Is that the way that you interpreted that term 4 0. 5 in connection with your interpretation of claim 160 of the amendment to the '961 application? 6 7 Α. Yes, it is. MR. OLIVER: May I approach, Your Honor? 8 JUDGE McGUIRE: Yes. 9 BY MR. OLIVER: 10 Professor Jacob, I've handed you a document 11 0. 12 marked as CX-1881. This is the supplemental report of William Huber in the Rambus versus Infineon 13 14 litigation. 15 And if I could ask you to turn, please, to 16 page 18 of CX-1881. And I'd like to focus on the box in the 17 18 left-hand side that reads "transaction request" and 19 then on the right-hand side under Meaning and Basis it 20 reads: "Transaction request is an instruction to 21 perform one of a set of possible memory operations, such as writing data to or reading data from the 22 23 specified memory cells of the memory. These operations are specified by binary logic levels provided to the 24 25 memory device during a single clock cycle and received

1 by the memory device in response to a clock

- 2 transition."
- 3 Do you see that?
- 4 A. Yes.
- 5 Q. Now, is that description of a transaction
- 6 request consistent with the way that you interpreted

opinion as to whether a reasonable engineer could
 conclude that claim 164 of the January 1995 amendment
 could cover the programmable CAS latency feature as
 contained in the JEDEC SDRAM standard.

5 A. Yes. Absolutely.

25

6 Q. Could you please explain your conclusion.

A. Well, claim 164 is an extension of claim 160, further narrowing the scope of the 160, and as we described earlier, claim 160 describes the mode register. This further limits that to a mode register or a register holding the value indicative of an access time.

So for example, if we go through this claim 13 by -- element by element, element 2 is that 14 restriction, an access-time register, and it's 15 16 described -- that LTMODE portion of the SDRAM mode 17 register contains CAS latency information, which is an 18 access time. It is -- it defines the amount of time 19 that should transpire between the DRAM receiving a read 20 request and the moment that the DRAM begins placing the 21 corresponding data out onto the DRAM, so that is a latency, that is an access time, that is a variable 22 23 amount of delay. So that is a de facto access-time register in the SDRAM specification. 24

Element 3 states that the DRAM should use this

access time information in response to a transaction
 request specifying the semiconductor. And for example,
 that -- such a transaction request could specify the
 semiconductor using a JEDEC or, rather, in the JEDEC
 organization using the chip-select bus.

Q. Focusing --

6

7 A. I'm sorry. As shown on pages 21 and 121 of8 JX-56.

9 Q. Focusing on the language you just mentioned, 10 the transaction request specifying a semiconductor 11 device, does claim 164 indicate how the transaction 12 request would specify the semiconductor device?

13 A. No, it does not.

14 Q. And could a chip-select line specify the 15 semiconductor device?

16 A. Yes, it could.

Q. In your opinion, would a chip-select signal bepart of a transaction request?

19 A. Yes, it would.

20 Q. In your opinion, is there anything in claim 164 21 that would limit that claim to use of Rambus' device 22 identifier feature?

23 A. No.

Q. If I could ask you to turn next to claim 151 of the January 1995 amendment to the '961 application.

This can be found I believe at pages 218 and 219 of
 CX-1504.

Now, did you form any conclusion as to whether a reasonable engineer could conclude that claim 151 would cover any of the features contained in the JEDEC SDRAM standard?

7 A. Yes.

8 Q. What was your conclusion?

9 A. This would also cover work within 42.3.

10 Q. And can you please explain to us briefly your 11 conclusion?

A. This is very similar to claim 160 that we just looked at, the primary difference being that the focus of this particular claim being a computer system comprising a bus, a bus master and a -- it's basically the focus is the computer system whereas in claim 160 the focus is the semiconductor device within that memory storage system.

So claim 151 is the same thing just in a morebroad scope.

Q. In other words, claim 151 would cover a computer system that incorporated the memory storage system covered in claim 160?

A. Yes, it would.

25 Q. If I could ask you to turn next, please, to

1 claim 165. This appears I believe at page 223.

2 Now, did you form any conclusion as to the 3 scope of coverage of claim 165 of the January 1995 4 amendment to the '961 application?

5 A. Yes, I did.

6 Q. And what was your conclusion?

A. This again is similar. This covers the same thing as -- well, not the same thing, but this is very similar in its intent as claim 160 in that it's describing a -- this type of behavior where the DRAM was configurable, only the focus here is the method for configuring the semiconductor device rather than the mode register.

Q. Just to be clear then, did you reach any conclusion as to whether claim 165 would cover the method of configuring operation of CAS latency as described in the JEDEC SDRAM standard?

18 A. Yes. Absolutely.

19 Q. And what was your conclusion?

A. It would cover the method of programming CASlatency.

Q. And did you also reach a conclusion as to whether a reasonable engineer could conclude that claim 165 would also apply to the method of determining burst length --

1 A. Yes.

Q. -- as set forth in the JEDEC SDRAM standard?
A. Yes.

Q. If I could ask you to turn next, please, topage 258 in CX-1504.

1 that conclusion.

2 Α. Well, for this I would like to look at page 3 3 of DX-99, the claims analysis for claim 183 of 4 application 08/469,490. 5 So this shows that -- how this particular claim 6 relates to, for instance, CAS latency -- the CAS latency of JEDEC SDRAM parts. 7 8 So we'll take it element by element. 9 The first element describes a computer system with a semiconductor device and a bus, and the JEDEC 10 work was clearly focusing on SDRAMs and which operate 11 12 in computer systems. And buses are shown within the standard, for example, on page 164 of JX-56. 13 14 Element 2 describes the access-time register of the semiconductor device that contains an access time 15 16 for the semiconductor device, and as described earlier 17 and is shown on DX-100, there is a component within the 18 SDRAM mode register of JEDEC-compliant DRAMs that contains CAS latency information and that that CAS 19 20 latency information corresponds to an access time. Ιt 21 tells the DRAM how long to wait before driving data out 22 onto the bus. 23 So element 3 describes the -- how the memory

23 So element 3 describes the -- now the memory 24 controller, a bus master, programs that access-time 25 register. It says that the bus master should transmit

the value -- transmit a value to the semiconductor via the bus and that the semiconductor device should read that value off of the bus and store it locally in its access-time register.

5 And in JX-56, the SDRAM specification, it shows 6 the power-on configuration sequence where the memory 7 controller transmits configuration information over the 8 bus that is read by the DRAM off of the bus and put 9 directly into this SDRAM mode register, and that's 10 shown on pages 114, 115 and 116.

Element 4 states that the value in the access-time register should indicate to the DRAM or, rather, the semiconductor device how long to wait in response to a request before driving data out onto the bus, for example, how long to wait before satisfying that request.

And as described, this is exactly what the programmable CAS latency feature of JEDEC SDRAMs does, that the programmable CAS latency feature tells the DRAM how long to wait before driving data out onto the bus in response to a read request.

Q. Now, with respect to the term "transaction request specifying a semiconductor device," did you interpret that in the same way that you interpreted the phrase in connection with the January 1995

1 amendment?

2 A. Yes, I did.

Q. If I could ask you to look, please, at
claim 184 of the same amendment. This appears on
page 265.

6 Did you reach any conclusion as to whether a 7 reasonable engineer might understand that claim 184 8 applied to a semiconductor device manufactured in 9 compliance with the JEDEC SDRAM standard?

10 A. Yes, I did.

11 Q. And what was your conclusion?

A. That it does relate to JEDEC-compliant SDRAMswith the programmable CAS latency feature.

Q. Could you please explain just very briefly whatthe basis of that conclusion is.

A. This claim is very similar to claim 183, whereas claim 183's focus is on a computer system that includes a bus and a semiconductor device, claim 184 is focusing on the semiconductor device.

20 Q. If I could direct your attention to claim 185 21 appearing at pages 265 and 266 of CX-1504. 1

A. That it does cover the JEDEC SDRAMs.

2 Q. Again, can you explain just very briefly the 3 basis of that conclusion?

A. This is similar to claims 183 and 184, except that the focus of this claim is on the method for programming the access-time register rather than the computer system or the semiconductor device.

8 MR. OLIVER: Your Honor, I'd like to move into 9 evidence CX-1892. This is the report of William Huber 10 in the Micron versus Rambus matter.

11 JUDGE McGUIRE: Any objection?

12 MR. PERRY: Yes, Your Honor.

We had numerous conversations with complaint 13 counsel on the subject of expert reports from other 14 15 cases, and we've always said they shouldn't be in. 16 They've always been excluded from the stipulations. We 17 didn't know he was going to offer them in today. We 18 certainly do object. We'd be happy to brief that or 19 have a further discussion with you.

JUDGE McGUIRE: Mr. Oliver, any response?
MR. OLIVER: I apologize. I didn't mean to
take you by surprise.

Why don't I withdraw it for the time being.We'll consult and figure out how to proceed.

25 JUDGE McGUIRE: All right. Very good.

2 Professor Jacob, I'd like to turn now to the Q. 3 topic of on-chip PLL and on-chip DLL. 4 Your Honor, may I approach? 5 JUDGE McGUIRE: Yes. BY MR. OLIVER: 6 7 Ο. Professor Jacob, I've handed you a document marked as JX-21. This consists of the meeting minutes 8 9 of the September 1994 meeting of the JC-42.3 subcommittee in JEDEC. 10 Professor Jacob, did you review JX-21 in the 11 12 course of your work on this matter? Yes, I did. 13 Α. 14 If I could ask you to turn, please, to page 86 Ο. and take a guick look at pages 86 through 92. 15 16 (Pause in the proceedings.) 17 I'd just like to ask whether you recognize the 18 presentation that appears at these pages. 19 Α. Yes, I do. And if I could ask you to focus in particular 20 Ο. 21 on page 91. And if I could ask you to explain this very 22 23 briefly, please, what is depicted on page 91 of JX-21. 24 Α. This demonstrates a proposal for the use of a 25 PLL on a synchronous DRAM and it -- they're showing how

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

BY MR. OLIVER:

PLL can be used to synchronize an external clock and an
 internal clock, the external clock being a CLK and the
 internal clock being ICLK.
 MR. OLIVER: May I approach, Your Honor?
 JUDGE McGUIRE: Yes.

6 MR. OLIVER: By the way, Your Honor, I should 7 just mention for the sake of updating my earlier time 8 estimate, unfortunately this is taking longer than I 9 expected with the demonstratives and documents and the 10 like, so I do expect that we'll finish today, but I 11 think it's going to take me longer than originally 12 estimated.

13 JUDGE McGUIRE: Okay. Go ahead.

14 BY MR. OLIVER:

Q. Professor Jacob, I've handed you a document
marked as CX-1502. This is the file wrapper for
U.S. Patent Number 5,657,481.

18 And let me ask you to turn in particular to19 page 205 of CX-1502.

At page 205 is a document with the caption In the United States Patent and Trademark Office. There's a box in the right-hand side with the handwritten date June 28, 1993. About halfway down the page is the caption Preliminary Amendment, in the upper left-hand side in the box Serial Number 07/847,692.

1 Professor Jacob, have you -- or in the course 2 of your work in this matter, did you review the 3 preliminary amendment appearing at page 205 of CX-1502? 4 5 Α. Yes, I did. 6 I'd like to direct your attention in particular Ο. 7 to claim 151, which appears on page 208. 8 Looking at claim 151 appearing at page 208 of 9 CX-1502, did you reach any conclusion as to whether an engineer reasonably could construe claim 151 of this 10 amendment to cover a JEDEC-compliant SDRAM with the 11 12 addition of a PLL circuit as set forth in the September 1994 NEC proposal? 13 14 Yes, I did. Α. And what was your conclusion? 15 Ο. 16 Α. That it would -- it would cover. 17 I'd like to ask you to explain that Ο. 18 conclusion, please. Before you do, I think that we 19 have another demonstrative that I'd like to place up on the easel. 20 21 Α. Yes. MR. OLIVER: Could I approach, Your Honor? 22 23 JUDGE McGUIRE: Yes. BY MR. OLIVER: 24 25 I believe you also have a claim chart appearing Ο.

> For The Record, Inc. Waldorf, Maryland

1 at page 4 of DX-99?

2 A. Yes, I do.

3 Could you please explain your conclusion with Ο. 4 respect to the scope of coverage of claim 151 of the 5 amendment to the '692 application using the claim chart 6 as you wish and also if -- Your Honor, if he could be 7 permitted to approach the easel? 8 JUDGE McGUIRE: Yes. Go ahead. 9 THE WITNESS: I'm sorry. 10 JUDGE McGUIRE: And while you're up there, let's mark that as DX-101. 11 12 MR. DETRE: Your Honor, is it all right if I 13 just move over here to observe (indicating)? 14 JUDGE McGUIRE: Sure. 15 (DX Exhibit Number 101 was marked for 16 identification.) 17 THE WITNESS: So we can go through the claim 18 chart element by element, and again this is the claim chart on page 4 of DX-99, which gives the text of 19 20 claim 151 of application 07/847,692. 21 So element 1 describes a memory device on a 22 single substrate. That's what DRAMs are, single-chip 23 memory devices. 24 Element 2 describes a memory array that stores 25 data at addresses. Well, that would be this. This is

1 your memory array (indicating). This is the box that 2 is in the figure labeled "memory array." That is for 3 storing data at addresses. That's sort of the 4 definition of arrays and memory arrays.

5 Element 3 describes a clock signal receiving 6 circuit coupled to receive an external clock signal, so 7 this right here, this sort of right triangle on the 8 upper left-hand side of the right half of the diagram, 9 that is -- the triangle is labeled "receiver." This is 10 the clock signal receiving circuit (indicating).

11 And it is coupled to receive an external clock 12 signal. This is the external clock signal that is 13 labeled "CLK" (indicating).

And in these diagrams, note that the little tiny circles are representing pins, so that's something outside of the little circuit, is meant to be an external signal, so this CLK is an external signal and over here, DQ, this represents an external connection to the data bus, so this is a pin, that is a pin, these two little circles represent pins (indicating).

21 So we've got a clock signal receiving circuit 22 coupled to receive an external clock signal for

1 than being outside of the DRAM.

So this is my local clock circuit -- my local
clock signal.

And element 3 says that the local clock signal should be performing memory operations with respect to the memory array. Well, the figure shows the local clock signal coupled to the memory array through this output driver that drives data out onto the data bus, so you know, so this is, you know -- performs read operations (indicating).

As shown in this diagram, the clock is driving data out onto the bus. It's orchestrating that timing.

So that's the operation with respect to the memory array that the clock is performing.

Element 4 of the claim describes a phase-locked loop -- I don't need to label that again. That's that PLL box that's in the middle.

19 The phase-locked loop is coupled to the clock 20 signal receiving circuit, and as you can see, it's 21 coupled to the clock signal receiving circuit

22 (indicating).

The element says that it should also be coupled to the memory array. And we see that it is coupled to the memory array through this driver circuit

1 (indicating).

2 And the element states that it should provide 3 a variable delay to the local clock signal such that 4 the delayed local clock signal is synchronized with 5 the external clock signal. And that's what is shown in the bottom half of both of these two diagrams. 6 On 7 the left we have a system that has no PLL and the 8 corresponding timing diagram. On the right-hand side we show the inclusion of the PLL and the resulting 9 10 timing diagram.

And as you can see, in the left-hand timing 11 12 diagram, the external clock signal, this CLK, and the 13 internal clock signal, ICLK, these two are not in sync They're out of sync. But with the 14 with each other. inclusion of the PLL, it now synchronizes the CLK and 15 16 ICLK signals so that the timing diagram on the 17 right-hand side of this illustration, the two are now 18 in sync.

And that's what the PLL is doing. Its job is to delay this clock so that -- the internal clock, so that the internal clock becomes in sync with the external clock.

- 23 Q. Thank you.
- A. No problem.

25 Q. Now, if I could ask you to look once again at

CX-1502, and if I could ask you to turn, please, to
 page 233.

This is an amendment of -- that was filed with the typewritten notation in the box in the upper right-hand side October 23, 1995. The box in the upper left-hand side again indicates Serial Number 07/847,692.

8 Professor Jacob, did you review this document
9 in connection with the work you did in this case?
10 A. Yes, I did.

11 Q. And if I could ask you to turn, please, to 12 claim 151, which begins at the bottom of page 233 and 13 continues over to the top of 234.

14 A. Okay.

Q. And did you reach a conclusion as to whether a reasonable engineer could conclude that claim 151 in this October 1995 amendment could cover a JEDEC-compliant SDRAM plus the inclusion of a PLL

19 circuit as proposed in the NEC proposal of

20 September 1994?

A. Yes, I did.

22 Q. What was your conclusion?

A. That an engineer reading this would concludethat it covers that scenario presented by NEC.

25 Q. Can you please explain briefly the basis for

1 that conclusion?

| 2  | A. Well, this is a rewording of the previous claim      |
|----|---|
| 3  | and the wording changes are cosmetic; they don't        |
| 4  | actually change the meaning of the claim.               |
| 5  | Q. So would it be fair to say that the substance        |
| 6  | of your prior analysis as set forth on page 4 of DX-99  |
| 7  | would also apply to claim 151 in the October 1995       |
| 8  | amendment?  |
| 9  | A. Yes.   |
| 10 | Q. Professor Jacob, let's turn next to, if we           |
| 11 | could, to dual-edged clocking.                          |
| 12 | And have you formed any opinion as to whether           |
| 13 | an engineer could reasonably construe any of the claims |
| 14 | that you've reviewed to cover dual-edged clocking as    |
| 15 | that technology was proposed for use in the JEDEC       |
| 16 | DDR SDRAM standard?                                     |
| 17 | A. Yes, I have.   |
| 18 | Q. And what is your conclusion?                         |
| 19 | A. My conclusion is that an engineer would get          |
| 20 | that understanding by reading some claims.              |
| 21 | MR. OLIVER: May I approach, Your Honor?                 |
| 22 | JUDGE McGUIRE: Go ahead.                                |
| 23 | BY MR. OLIVER:  |
| 24 | Q. Professor Jacob, I have handed you a document        |
| 25 | marked CX-1494, which is the U.S. Patent                |
|    | For The Record, Inc.                                    |

Number 5,513,327 issued to Rambus with the issue date
 of April 30, 1996.
 Professor Jacob, did you review this patent in

4 connection with your work on this case?

5 A. Yes, I did.

6 MR. OLIVER: May I approach, Your Honor?

1 "dual clock edge"?

2 Α. Yes. 3 Now, what is your understanding of how, if at Ο. all, the proposal reflected here relates to dual-edge 4 5 clocking? 6 Α. This is dual-edged clocking. This proposal 7 right here proposes dual-edged clocking. 8 MR. OLIVER: May I approach, Your Honor? JUDGE McGUIRE: Yes. 9 BY MR. OLIVER: 10 Professor Jacob, I've handed you a document 11 Ο. 12 marked JX-28. These are the meeting minutes of the 42.3 subcommittee of December 6, 1995. 13 14 Did you review this document in connection with your work in this case? 15 16 Α. Yes, I did. 17 And if I could ask you to turn, please, to 0. 18 page 34. It's the section that begins "Future SDRAM Features Survey Ballot." Do you see that? 19 20 Α. Yes, I do. 21 And then continuing on to the next page and the 0. 22 next to last bullet point on that page 35, using both 23 edges of the clock for sampling inputs. Do you see 24 that? 25 Α. Yes, I do.

1 Now, how, if at all, did that reference relate Ο. 2 to dual-edged clocking? 3 Α. That is the definition of -- well, a definition of dual-edged clocking, using both edges of the clock 4 5 to sample inputs. 6 Ο. And sampling inputs there would be a write operation? 7 8 Yes. At the DRAM side, yes. Α. MR. OLIVER: May I approach, Your Honor? 9 JUDGE McGUIRE: 10 Go ahead. BY MR. OLIVER: 11 12 Professor Jacob, I have handed you a document 0. marked JX-31. These are the minutes of the JC-42.313 committee meeting of March 1996. 14 15 Is this a document that you reviewed in 16 connection with your work in this case? 17 Yes, it is. Α. 18 Ο. If I could ask you to turn, please, to page 6 19 of JX-31. 20 There is a presentation there that reads 21 "Future SDRAM" of Samsung, and within that I'd like to direct your specific attention to page 71. 22 23 And underneath the caption Proposed Clocking Scheme there are -- the fourth bullet point, data in 24 25 sampled at both edge of clock into memory, and the last

2 sample the memory data into controller?

3 A. Uh-huh.

1

Q. How, if at all, does this proposal relate todual-edged clocking?

A. This describes using both edges of the clock to
both read and write data to and from the DRAM, so this
is dual-edged clocking.

9 Q. Now, in your opinion, could an engineer 10 reasonably construe claim 1 of the '327 patent to cover 11 a JEDEC-compliant SDRAM that also incorporated the 12 dual-edged clocking proposals that we've just 13 discussed?

14 A. Yes, an engineer could.

15 Q. Could you please explain your opinion.

A. Yes. Well, we can go element by element through the claim. I'm going to refer here to page 5 of DX-99 that gives the wording of claim 1 of the '327 patent.

And element 1 describes the DRAM, dynamic random access memory, with a first circuit for providing a clock signal. And as you can see, for example, in the Samsung presentation, specific -specific mentions of clocks, so -- an SDRAM uses an external clock signal generating an internal clock

signal, so for instance, in the Samsung presentation in
 JX-56, page 124.

Element 2 describes a conductor pin that couples the DRAM to a bus and a receiver coupled to the conductor and the first circuit, and that simply means the DRAM has a clock pin with a receiver circuit, so, for example, see pinout diagrams within the spec at page 106 of JX-56.

Element 3 describes that the receiver circuit 9 should latch -- the receiver circuit should latch 10 11 information on a rising edge of the clock and a falling edge of the clock, and I believe we've got -- well, 12 13 this just -- this is just a description of a dual-edged We've latched data in response to the rising 14 clock. 15 edge of the clock and the falling edge of the clock, 16 which is basically what's being said in the Samsung 17 presentation, data sampled at both edges of the clock, 18 meaning the rising edge and the falling edge of the 19 clock.

Element 4 describes a specific implementation of that where you pingpong back and forth between two input receivers, a first input receiver and a second input receiver, where one latches information corresponding to the rising edge of the clock and the other one latches information in response to the

1 falling edge of the clock, so this is sort of an 2 implementation detail that's how you would implement 3 dual-edged clocking because any given latch cannot 4 operate on both edges of a clock, a latch can only 5 respond to either of the rising edge or the falling 6 edge, so the only way to perform this is really to have two latches, one in response to the rising edge, one in 7 8 response to the falling edge.

9 Q. I notice a reference to interleaving on page 5 10 of DX-99.

11 Now, is that the same interleaving technique 12 that you referred to this morning when you were 13 discussing alternatives?

14 No, it isn't. That is what I'm Α. Oh, no. No. describing by saying you would pingpong back and forth 15 16 between two latches. That is just a form of interleaving, but it's very different from what I was 17 18 describing this morning where what you interleave between are two complete banks, which are large 19 20 structures on the DRAM. This would be a very small 21 input receiver that you toggle between an input latch.

Q. Now, in your opinion, could an engineer reasonably construe claim 7 of the '327 patent to cover a JEDEC-compliant SDRAM that also incorporated the dual-edged clocking proposals that we discussed a few

1 dual-edged clocking scheme, this is the most reasonable
2 implementation.

Q. By the way, just to be clear, in claim 7 of the '327 patent, would that apply to a read operation or to a write operation?

A. I'm sorry. I should have been more precise.
Element 3 describes the DRAM driving data out
on both edges of the clock, so that would be a read
operation.

Q. Now, with respect to the comparison between the claim 7 of the '327 application and certain of the earlier proposals we looked at, specifically the April 1992 IBM proposal and the survey ballot, would your analysis differ at all comparing the claim 7 of the '327 patent to --

16 A. No. No. This describes dual-edged clocking.
17 MR. OLIVER: May I approach, Your Honor?
18 JUDGE McGUIRE: Yes.

19 BY MR. OLIVER:

20 Q. Professor Jacob, I've handed you a document 21 marked CX-1493, which is the copy of the file wrapper 22 for U.S. Patent 5,513,327. I'd like you to turn in 23 particular to page 183 in CX-1493.

Page 183 is a document marked PreliminaryAmendment. The box in the right-hand side has a

1 handwritten date of September 6, 1994. The left-hand 2 side of the box has a caption Serial Number 08/222,646. 3 Professor Jacob, did you review this 4 preliminary amendment in the course of your work on 5 this matter? 6 Α. Yes, I did. 7 Ο. I'd like to direct your attention to claim number 151 of the '646 amendment. It begins on the 8 9 bottom of page 184 and carries over to the top of 10 page 185. Did you reach any conclusion as to whether 11 12 claim 151 in the September 1994 amendment to the '646 application could be reasonably construed to cover 13 14 a JEDEC-compliant SDRAM that also incorporated the 15 dual-edged clocking proposals that we discussed a few 16 moments ago? 17 Yes, I did. Α. 18 Q. And what was your conclusion? That it would. 19 Α. 20 Ο. Can you please briefly explain your conclusion? 21 This describes the general concept of 22 Α. 23 dual-edged clocking, so if you walk throTrlrhhis

1 Yes, I did. Α. 2 Q. And what was your conclusion? 3 Α. That claim 1 does cover it. Could you please explain how you arrived at 4 0. 5 that conclusion. 6 Α. T'd like to --MR. OLIVER: I believe we have another 7 8 demonstrative, Your Honor. 9 JUDGE McGUIRE: Go ahead. 10 THE WITNESS: May I? 11 JUDGE McGUIRE: Yes. 12 THE WITNESS: Thank you. So I will walk through claim 1 of '327, and if 13 you want to follow, this is on page 7 of DX-99. 14 15 So if we go through it element by element, 16 element 1 describes a dynamic random access memory, a 17 DRAM, with a first circuit for providing clock signal. 18 Well, what we're talking about is DRAMs here. 19 Here is the first circuit for providing a clock 20 signal (indicating). It is this wire in the bottom 21 right-hand side of this figure, the wire that has a number of arrows coming out of it, and for instance, 22 23 the end of the wire goes into the -- this box labeled 24 "right FIFO and drivers" and where the wire goes into 25 that box is labeled "CKN," meaning that this is the --

we have a clock input to this component here called "right FIFO and drivers," so that means that this wire right here is a clock wire. So this is the first circuit that provides the clock signal right there (indicating).

6 Element 2 describes a conductor for coupling 7 the DRAM to a bus, so we will consider these pins right 8 here that are labeled DQ 0 through DQ 3, this would be 9 with the conductor -- conductors for coupling the DRAM 10 to the bus (indicating).

Element 2 continues "a receiver circuit coupled 11 to the conductor and the first circuit," so that would 12 be this component that I have circled, which includes 13 the -- well, actually not those so much but mostly this 14 box labeled "receivers" and then the bottom two boxes 15 16 in this stack that has been labeled "input registers" 17 in the diagram, so this whole circuit right here is the 18 receiver circuit (indicating). That is described in 19 element 2.

And as you can see, it is coupled to the conductor, this conductor, the DQ conductors through that wire. And it is also coupled to the first circuit through that wire coming up from underneath.

24 Element 3 describes the general behavior of 25 this system. It says that the receiver circuit should

> For The Record, Inc. Waldorf, Maryland

1 latch information received from this conductor on both 2 the rising edge of the clock signal, of this clock 3 signal which is DQS, and the falling edge of that clock 4 signal, and as shown on page 32 of JX-57, we have a 5 timing diagram that illustrates that. I think we'll 6 pull that up on the screen.

7 So what we have here in the second to bottom 8 line down here that's labeled "DQ," we have a bunch of 9 stuff happening there over time. What that shows is 10 the little sort of -- I don't know -- hexagons that are 11 filled with white, that's considered valid data.

12 So these are valid data windows over time. DQ, that means data. And several lines above that is 13 the timing diagram for DQS, and as we see, the edges 14 of DQS, where DQS goes from low to high and where DQS 15 16 goes from high to low, that corresponds to these valid 17 data windows on DO. That means that the data on DQ is 18 latched in sync with the rising edge and the falling edge of DQS. That illustrates this behavior. 19 That. 20 says this DOS signal right here that's connected up to these latches is causing the data coming off of this 21 pin to be latched on both the rising edge and the 22 23 falling edge of that DQS clock signal (indicating). 24 So that's what element 3 is saying. 25 Element 4 says "wherein the receiver circuit

1 comprises a first input receiver coupled to the 2 conductor and the first circuit," so I'll label this 3 top box the first input receiver and the bottom box 4 will be the second input receiver (indicating). 5 So you see two of them stacked on top. One is 6 the first input receiver; the other is the second input 7 receiver. And one is going to latch on the rising edge 8 of the clock and the other is going to latch 9 corresponding to the falling edge of the clock. And I believe that's it. 10 11 JUDGE McGUIRE: Then while you're up there, 12 let's mark that as DX-102. 13 THE WITNESS: Thank you. 14 JUDGE McGUIRE: Thank you. 15 (DX Exhibit Number 102 was marked for 16 identification.) 17 BY MR. OLIVER: 18 Ο. Professor Jacob, at the bottom of what's been 19 marked as DX-102, there's a notation in note 1 that 20 this is a functional block diagram. 21 Do you see that? 22 Α. Uh-huh. Yes. 23 Now, what's your understanding of that Q. 24 statement? 25 I read that as a disclaimer to indicate to the Α. For The Record, Inc.

Waldorf, Maryland (301) 870-8025 1 reader that this is not a fully functional

2 implementation. This is a simplified version of a real 3 implementation and it just happens to be missing some 4 signals to -- basically for clarity. There are places 5 where, for instance, there should be a clock signal, 6 but there isn't. 7 So it's just a -- it's meant to convey a

8 general idea of how the system works but Eyk2t to convey sc2

1 and I think we have one more copy of the same page in 2 which I'd like to ask you to again point out the 3 specific elements. Your Honor, may I approach? 4 5 JUDGE McGUIRE: Yes. THE WITNESS: May I? 6 7 JUDGE McGUIRE: Go ahead. THE WITNESS: Thank you. 8 And shall I label this? 9 JUDGE McGUIRE: DX-103. 10 (DX Exhibit Number 103 was marked for 11 12 identification.) 13 THE WITNESS: So I will be reading through the claim 7 as part of the claims analysis, the claims 14 flowchart on page 8 of DX-99. 15 So element 1 describes a DRAM, a DRAM with a 16 17 first circuit for providing a clock signal. So for 18 example, here is a first circuit for providing a clock signal. This CLK is a clock. And you see several 19 20 clocks around the diagram, so there is a clock on the 21 chip. This happens to be one instance of that clock (indicating). 22 23 Number 2 or, rather, element 2 describes a 24 conductor for coupling the DRAM to the bus. That would 25 be this little circle off to the right edge that's

- 3 coupling the DRAM to bus. This is our data bus
- 4 connection.

1 The multiplexer having an output, okay, so this 2 is the wire that exits the box called mux to the right 3 is the multiplexer's output. The multiplexer has a 4 first input, and due to space reasons, I'm just going 5 to label that 1. That will be where the top wire enters into that box labeled "mux." 6 The wire with the 7 "/4" through it, where that enters the mux we'll call 8 that the first input at the bottom of the mux. Entering from the left-hand side, we'll call that the 9 10 mux's second input. So this is how mux have been drawn, two inputs 11 12 and one output and a select function. 13 Let's see, where are we? 14 Element 3 further describes a first output line, so that would be this one, first output line 15 16 (indicating). That would be the line with the "/4" 17 through it that's connecting the read latch to the mux. 18 The one on top and the line on bottom would be the 19 second output line. 20 So we have the element describes a first output 21 line connected to the first input of the multiplexer, and then further down in the element we have a second 22 23 output line connected to the second input of the multiplexer, and then the second half of each of those 24 25 paragraphs or subsections is wherein the multiplexer

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 couples the first output, the first output line to the 2 output of the multiplexer in response to a rising edge 3 of the clock and the multiplexer connects the second 4 output line to the multiplexer output on the falling 5 edge of the clock.

6 That's what's going on, this select line as it 7 together goes up and down between zero and one, causes 8 this multiplexer to alternate between driving this 9 first output through this circuit, the output label and 10 then selecting this wire, so it goes back and forth 11 between selecting these two wires (indicating).

12 The first one selects that one and then that 13 one and that one. It goes back and forth between the 14 first output line and the second output line which corresponds to this read latch, has eight bits of data 15 16 in it, so what this multiplexer does is it first grabs 17 the top four bits and then the bottom four bits and 18 then the top four bits and then the bottom four bits, and so forth, so that's what this element states and 19 20 that's what's happening in the block diagram.

```
21 Q. Thank you, Professor Jacob.
```

Your Honor, I'm about to turn now to the last of the four topics, and first, I apologize. My time estimate was way off this afternoon. I think we can finish this in probably 40 to 45 minutes.

> For The Record, Inc. Waldorf, Maryland (301) 870-8025

1 JUDGE McGUIRE: Okay. I would like to be done 2 this afternoon if we could by quarter after five at the 3 latest, you know, if we could be, which should give you 4 45 minutes. MR. OLIVER: That would be fine, Your Honor. 5 6 JUDGE McGUIRE: Okay. Go ahead. 7 BY MR. OLIVER: 8 Professor Jacob, we're working you pretty hard. Q. Do you need a short break? 9 10 Α. No. I'm good. Okay. Professor Jacob, let's turn to the 11 Ο. 12 fourth question that you were asked to address today, namely, the implications of a redesign today. 13 14 I've brought upatsq 5 ns of ahry. rrttN2k ahk4mt7aa Okay. Profcanquestfirst please explaindesign today. Ο. howquestiont about ansionb, w 12 fo?design today.

1Well,UIRcaad nume s engat onb, wdocumentsaddress today,

9

1 implications?

A. Yes. That would be the following slide Ibelieve.

Q. We've pulled up a slide entitled DRAM Basics
Graphics Card and we'll label this as DX-105.

And Professor Jacob, if you could pleaseexplain briefly what DX-105 shows.

8 A. This shows a typical desktop system, the 9 connections that are existent in your desktop system, 10 and it shows the place of DRAM within that system.

So for example, you have a number of DRAM chips on the module off to the right and you have another group of DRAM chips that are on the graphics card that are talking to the CPU, and everywhere that you have DRAM you have a similar style bus connecting that to your CPU or controller.

17 Q. I assume that this is a simplified --

18 A. Yes. Yes. This is rather simplified.

19 Q. Now, if we could again just very briefly take 20 the various elements one at a time, starting with the 21 memory controller. Could you please remind us just 22 very briefly of what the memory controller does.

A. The memory controller is the centralized
access point for the DRAM subsystem, so all of the
requests for the DRAM system, whether they come from

the CPU or multiple CPUs or the graphics card, all
 requests for the DRAM system go through the memory
 controller.

Q. Now, in general terms, if the specification for
the DRAM were to change, what, if any, would be the
potential redesign implications for the memory
controller?

A. Well, it would depend upon the change, but in general, it could require anything from logic changes, simple logic changes to the memory controller to pinout changes, signaling changes. It could require any number of different changes.

Q. Focusing next on the memory module, can you again remind us briefly of what the memory module does in a memory system?

16 A. The memory module provides you a convenient 17 package for DRAM. It's a way to collect a number of 18 DRAM into a small chunk that can be used rather than 19 having to deal with individual DRAMs at a time.

20 Q. Again, in general terms, if the specification 21 for the DRAM were to change, what, if any, would be the 22 potential redesign implications with respect to the 23 memory module?

A. It could require -- depending upon the types of
changes you make to the DRAM, it could require trivial

1 changes to nontrivial changes like changes of -- add a 2 number of connectors to the rest of the system or 3 inclusion of extra chips on the module. Now, Professor Jacob, are you familiar with the 4 0. 5 so-called serial presence detect or SPD? 6 Α. Yes, I am. 7 Ο. What is that? That's a chip that's on the module that 8 Α. 9 identifies to the memory controller the configuration of the DRAMs that are on that module. 10 Now, in general terms, if the specification for 11 0. the DRAM were to change, what, if any, would be the 12 potential redesign implications with respect to the 13 14 serial presence detect? 15 It could change trivially or nontrivially. Α. 16 For instance, if you had fixed latency parts, 17 the serial presence detect would have to identify that 18 information, that sort of thing. 19 Ο. Focusing then on the motherboard, which is not 20 specifically depicted here but which would be in the 21 area in blue on which the various bus lines appear, in general terms, if the specification for DRAM were to 22 23 change, what, if any, would be the potential redesign implications with respect to the motherboard? 24 25 Again, it depends upon the types of changes Α.

1 that would go into the DRAM, but the types of changes 2 could range from trivial or no changes whatsoever to 3 nontrivial changes like the addition of more wires, a 4 lot more wires, termination, that sort of thing.

Q. Looking next at the central processing unit or the CPU, and again in general terms, if the specification for the DRAM were to change, what, if any, would be the potential redesign implications for the CPU?

Well, the CPU is the originator of most of the 10 Α. 11 requests in the system. It's the thing that's generating requests for data that are ultimately turned 12 into reads and writes. And in most general-purpose 13 systems like this, the CPU requests data at the 14 granularity of a cache block size, so if, for example, 15 16 you change the block size available from the DRAM, if 17 you change the burst length to a different value than 18 the one that the CPU expected, you might want to change 19 your cache organization.

Q. Now, we've also heard discussion of a BIOS.
BIOS is not reflected in this particular diagram here
on DX-105.

Can you please briefly what the BIOS is?
A. It is a set instructions and information that
helps the memory controller to configure the memory

For The Record, Inc. Waldorf, Maryland (301) 870-8025 5565

system at start-up, and depending upon how -- depending
 upon what types of changes you make to your DRAM, you
 would have to rewrite the BIOS.

4 Q. Again -- okay.

Let's look for a moment at the graphics card.
Can you please explain, again very briefly,
what SGRAM is?

A. That is an optimized form of DRAM that's used9 in graphics applications.

10 Q. And can you please explain what the CPU on the 11 graphics card is?

12 A. That would be a graphics coprocessor that would 13 integrate to processing functions as well as memory 14 controller, and it would connect directly to the DRAMs 15 instead of connecting to the DRAMs through a memory 16 module.

Q. Now, in general terms, if the specification for the SGRAM were to change, what, if any, would be the potential redesign implications with respect to the graphics card CPU or the graphics card itself?

A. Depending upon the types of changes, it could
be anything from trivial modifications to serious
modifications, nontrivial modifications.

Q. Let's reflect back if we could on the various alternatives that we discussed this morning. Perhaps

we can start with the alternatives to programmable CAS
 latency.

And perhaps we could pull up -- oh, we have
4 it -- the demonstrative.

5 It's the demonstrative you used this morning 6 entitled Alternatives to Programmable CAS Latency, 7 DX-65.

8 Now, with respect to the various alternatives 9 to programmable CAS latency listed on DX-65, did you 10 consider the degree of disruption, if any, that would 11 be caused by these various alternatives?

12 A. Yes, I did.

Q. And can you explain in general terms, if the JEDEC SDRAM or DDR SDRAM standard were to be changed today, which of the alternatives listed on DX-65 would be the more disruptive alternatives?

A. Well, in general, some alternatives would be
more disruptive than others. Some would cause the DRAM
to be incompatible with existing JEDEC-compliant
systems and others mifi 7 DX-65.

1 If you changed your memory controller to Α. Yes. 2 accommodate systems with different CAS latency and you 3 changed your serial presence detect chip to notify the 4 memory controller that this particular part can't 5 support programmable latency, then you would be able to 6 support it.

7 Ο. Now, with respect to the second alternative, program CAS latency by blowing fuses on the DRAM, I 8 believe that you testified this morning that once the 9 fuses are blown, there's a similarity between the part 10 with the blown fuse and a part with a fixed latency? 11 12

Yes, I did. Α.

13 Now, your testimony with respect to the Ο. redesign implications of fixed CAS latency, would that 14 then also apply to parts that were -- in which the CAS 15 16 latency was set by blowing a fuse?

17 Absolutely. Yes. Α.

18 Ο. Now, just in very general terms, again, if a 19 change in the JEDEC standard would be made today, can 20 you compare in general terms the redesign implications for the four alternatives in the red box with the 21 redesign implications that you've just described for 22 23 fixed CAS latency?

Well, if -- actually, could you repeat the 24 Α. 25 question.

1 Q. Yes.

I was wondering if you could explain in general terms how a change today in the JEDEC standard to use one of the alternatives in the red box, namely alternatives 3, 4, 5 or 6, how the redesign implications of that type of change would compare with the redesign implications you have just described with respect to fixed CAS latency.

9 A. I see. Yes. The redesign implications would 10 be at least as extensive. You would have to change at 11 least the memory controller in the scenarios as well as 12 other things such as the module, potentially the 13 motherboard, and so forth.

Q. Now, Professor Jacob, what, if any, is the difference between making a change today in how CAS latency is determined as opposed to having selected a different method of determining CAS latency in the early to mid-1990s?

A. These would have been very straightforward designs had they been -- had this been decided the first time around. If you tried to redesign them today, that impacts -- this means that for one thing you throw away design work that has already been done. It would cause you to slip schedules for existing designs. Future designs would not be able to use

already generated designs or, rather, existing
 designs.

3 So this would throw off schedules. It would 4 cause, you know, wastage of engineering effort. And 5 if this had been designed in at the beginning, it 6 would have been as straightforward as the present-day 7 design.

Q. What about a comparison of the time, of the timing of the design change today versus design change -- or the selection of alternative in the early to mid-1990s?

12 A. I'm not sure I understand the question.

Q. What, if any, would be the implication with respect to timing of completion of design of products? Obviously my question is not clear. I'll just move on then.

17 A. Okay.

18 Q. Thank you.

19 A. Sorry.

Q. Let's turn then to the alternatives that youhad identified for programmable burst length.

If we could pull up DX-79, which lists the alternatives that you identified for programmable burst length.

25 Now, again, did you consider the degree of

1 disruption that the various alternatives listed in 2 DX-79 would cause if a change were to be made today? 3

Α. Yes, I did.

If a change were to be made today, which of the 4 0. 5 alternatives listed on DX-79 would be among the more 6 disruptive?

7 Α. In general, some would be -- some would cause 8 more disruption than others, and I believe we have a demonstrative to indicate which. 9

So for example, the alternatives highlighted in 10 11 red would be more disruptive than those that are not 12 highlighted in red.

13 If one were to build a DRAM using one of the alternatives highlighted in red, you would produce a 14 15 DRAM that's incompatible with present JEDEC-compliant 16 systems.

17 If one were to use one of the other 18 alternatives that are not highlighted in red, you would 19 produce a part that may or may not be compatible with 20 existing JEDEC-compliant systems, and it would depend 21 upon the system in question.

Let the record reflect that the demonstrative 22 Ο. 23 to which Professor Jacob was referring is DX-107 entitled Alternatives to Programmable Burst Length with 24 25 some items placed in red boxes.

1 Looking for a moment at the first alternative, 2 for example, which is not one of the ones you 3 identified as more disruptive, using fixed burst length 4 parts, again in order to try to save time, is there any 5 significant difference with respect to the redesign 6 implications today of using fixed burst length parts as opposed to using fixed CAS latency? 7 Α. No. No. 8 9 Ο. So the discussion you provided a moment ago 10 with respect to design implications of fixed CAS latency would apply here as well? 11 12 Correct. Α. Now, what, if any, is the difference between 13 Ο. making a change today in how burst length is 14 determined as opposed to JEDEC having selected a 15 16 different method of determining burst length in the early to mid-1990s? 17 18 Α. Well, again, if one were to create these 19 designs or introduce these designs into present-day 20 technology, it means that you would throw away existing 21 designs. You would have to retest the new parts with 22 the new designs. This would cause slippage of 23 schedules. This would cause projected arrival times of 24 parts to change. 25 Whereas if this were known -- if this were --

1 if one of these alternatives was chosen in the

early '90s, it would have been a very straightforward design to accomplish, and you know, it would be just as easy as the present-day system had they designed it in from the beginning.

Q. Let's turn back now to the alternatives that
you discussed this morning with respect to dual-edged
clocking.

9 If we could perhaps again pull up the 10 demonstrative, DX-88, that listed the alternatives you 11 identified to dual-edged clocking.

12 And again with respect to the alternatives 13 listed -- actually I should specify that I think you 14 said that number 7, in your opinion, is really not an 15 alternative, so we'll focus on items 1 through 6.

And with respect to items 1 through 6 on DX-88, did you consider whether some of these alternatives might be more disruptive than others?

19 A. Yes, I did.

Q. And which alternatives did you identify asbeing more disruptive?

A. And in general, some would be more disruptive than others, and I believe we have a demonstrative to show.

25 And in this instance, all of the alternatives

1 would produce parts that would be incompatible with JEDEC-compliant systems of today. But perhaps the 2 3 least disruptive of these would be the number 5, 4 doubling the clock frequency. 5 0. Why do you say that that would be the least 6 disruptive? 7 Α. Because it wouldn't require additional number of pins. It wouldn't require additional hardware or 8 9 additional -- or changes to the I/O driver definitions. 10 What would be the -- or what, if any, would be 11 0.

12 the redesign implications of switching to alternative 13 number 5, doubling the clock frequency, today in place 14 of use of the dual-edged clock?

A. One would need to change the memorycontroller.

17 Q. Why is that?

A. To use a different clock frequency, to use a higher clock frequency, as well as using a different clock chip on the motherboard to provide a higher rate.

Q. In other words, you're saying that the memory controller and the clock chip today would not function with a faster single-edged clock?

25 A. Correct.

Q. Now, in general terms, how would the redesign implications of alternatives 1, 2, 3, 4 or 6 of DX-108 compare with the redesign implications of number 5, doubling the clock frequency?

A. They would be at least as extensive changes. Some would require more pins. It would require changes to the module. They would require changes to the motherboard, changes to the driver designs. So the changes would be at least as extensive.

Q. Now, what, if any, would be the difference between making a change today to replace dual-edged clocking with one of the alternatives listed in DX-108 as opposed to JEDEC having selected a different method of clocking before the DDR SDRAM stand 7lareurent method

5576

1 morning.

2 We've pulled up DX-94, listing the five 3 alternatives that you identified to on-chip DLL. 4 Now, with respect to the five alternatives 5 listed on DX-94, again, did you consider whether some of these alternatives would be more disruptive than 6 7 others? Α. Yes, I did. 8 And could you please identify which 9 Ο. 10 alternatives would be more disruptive. And again, some would produce parts that would 11 Α. 12 be incompatible with JEDEC-compliant systems and some 13 would produce parts that may or may not be incompatible 14 with JEDEC-compliant systems, and I believe we have a 15 demonstrative to show. 16 So those highlighted in red, alternatives 1, 2, 17 3 and 4, would produce parts that are incompatible with 18 existing systems, and alternative 5 would produce a 19 part that may or may not be incompatible with existing 20 JEDEC-compliant systems, and it would depend upon the system in question. 21 Let the record reflect that Professor Jacob was 22 Ο. referring to a demonstrative that will be marked as 23 DX-109 with the caption Alternatives to On-Chip 24 25 PLL/DLL --

1 JUDGE MCGUIRE: Is it 109 or is it 108? 2 MR. OLIVER: Your Honor, I believe 108 was the 3 alternatives to dual-edged clocking. 4 JUDGE McGUIRE: Okay. Very good. 5 BY MR. OLIVER: 6 Now, Professor Jacob, perhaps you could explain Ο. in a bit more detail what, if any, would be the 7 8 potential redesign implications today of the least 9 disruptive of the alternatives you have identified, relying on the DOS data strobe to provide timing. 10 What this means is one would disable the DLL 11 Α. 12 or eliminate the DLL and expect the memory controller to use DQS to latch the data upon a DRAM read rather 13 14 than being able to use the global clock to latch the 15 data.

So in a system that already uses the DQS data strobe and disables DLL -- for example, many graphics applications do this -- then this would require no changes. This would be perfectly compatible. But in any system that expects the DRAM to be in sync with the global clock, this would fail to be compatible.

Q. Now, in general terms, how would the redesign implications of the alternatives 1 through 4 highlighted in the red box compare with the redesign implications of relying on the DQS data strobe to

1 provide timing?

A. In general, they would be at least as -- the
changes would be at least as extensive.

Q. Now, what, if any, would be the difference
between changing today to one of the alternatives that
you have identified to replace on-chip DLL as opposed
to JEDEC having selected a different method to capture
data at the memory controller before the DDR SDRAM
standard were finalized?

10 A. Again, these are straightforward engineering 11 techniques, and had they been designed in from the 12 beginning, it would have been a very straightforward 13 thing to do as opposed to trying to retrofit them into 14 existing infrastructure today.

Q. Now, we've looked at the redesign implications with respect to each of the technologies at issue individually.

How would you describe the redesign implications, if any, if one were to try to replace all four of these technologies at once?

A. Well, as shown, each of the technologies has a number of alternatives and some of the alternatives would produce parts that, you know, may or may not be compatible and some alternatives produce parts that are clearly incompatible. If one were to replace all of

1 the technologies in dispute with one of the

2 alternatives, you would produce a DRAM part that would 3 fail to be compatible with any existing JEDEC-compliant 4 system.

Q. And again, what, if any, would be the difference between making a change today to replace all four of the technologies at issue as opposed to JEDEC having selected different technologies at the time that JEDEC was forming the SDRAM and DDR SDRAM standards?

11 Α. Again, today the changes would be more 12 disruptive because it would cause engineers to have to 13 throw away designs. You wouldn't be able to reuse existing designs. Future designs would need be to 14 15 redesigned from scratch. Designs that are in current 16 process might have to be restarted and which would 17 cause slippage of schedules. As opposed to if any of 18 these had been -- or if all of these technologies had 19 been replaced with alternatives in the beginning, none 20 of this would happen.

21 MR. OLIVER: Your Honor, I have no further 22 questions of the witness at this time.

JUDGE McGUIRE: Okay. Thank you very much,Mr. Oliver.

25 Counsel, it's 5:00, so I suggest we go ahead

| 1  | for the day and break and we'll reconvene here on |
|----|---|
| 2  | Tuesday morning at 9:30. Okay?                    |
| 3  | This hearing is in recess.                        |
| 4  | (DX Exhibit Numbers 95 through 99 and 104         |
| 5  | through 109 were marked for identification.)      |
| 6  | (Time noted: 5:02 p.m.)                           |
| 7  |   |
| 8  |   |
| 9  |   |
| 10 |   |
| 11 |   |
| 12 |   |
| 13 |   |
| 14 |   |
| 15 |   |
| 16 |   |
| 17 |   |
| 18 |   |
| 19 |   |
| 20 |   |
| 21 |   |
| 22 |   |
| 23 |   |
| 24 |   |
| 25 |   |
|    |   |

1 CERTIFICATION OF REPORTER 2 DOCKET NUMBER: 9302 3 CASE TITLE: RAMBUS, INC. 4 DATE: June 16, 2003 5 6 I HEREBY CERTIFY that the transcript contained 7 herein is a full and accurate transcript of the notes 8 taken by me at the hearing on the above cause before 9 the FEDERAL TRADE COMMISSION to the best of my knowledge and belief. 10 11 12 DATED: June 16, 2003 13 14 15 16 JOSETT F. HALL, RMR-CRR 17 18 CERTIFICATION OF PROOFREADER 19 20 I HEREBY CERTIFY that I proofread the 21 transcript for accuracy in spelling, hyphenation, punctuation and format. 22 23 24 25 DIANE QUADE For The Record, Inc. Waldorf, Maryland (301) 870-8025